25kW 3-PHASE UNITY POWER FACTOR BUCK BOOST RECTIFIER WITH WIDE INPUT AND OUTPUT RANGE FOR PULSE LOAD APPLICATIONS

D. Bortis, S. Waffler, J. Biela and J. W. Kolar

Power Electronics System Laboratory / ETH Zurich, Physikstrasse 3, Zurich, Switzerland

Abstract - Pulse loads like solid state pulse modulators often generate short pulses with a high peak power which exceeds the average power 100 to 1000 times depending on the pulse repetition rate. There, the peak power usually is drawn from an energy buffer like a capacitor bank. During the pulse the energy buffer is discharged and has to be recharged between the pulses by a power supply, which is commonly connected to the mains.

Because of the world wide varying mains voltages and the desired ability to adapt the capacitor voltage of the modulator, the power supply has to handle a wide input and output voltage range. Additionally, the supply often must draw a sinusoidal current from the mains while providing energy to the pulse modulator due to EMI regulations. Therefore, a general control concept for pulse load applications, which guarantees continuous power consumption from the mains and power factor correction (PFC), is described in this paper. For validating the concept measurements on a 3-phase buck boost rectifier are presented.

I. INTRODUCTION

Solid state pulsed power systems containing IGBTs are often operated with input voltages between 100V and 6.5kV due to the maximum allowable blocking voltage of the devices. Nevertheless, high output voltages of several kilovolts can be achieved for example by the use of pulse transformers, an adder topology or a Marx generator configuration ([1] and [2]).

Generally, the pulse power – in the considered case 20MW - is provided from a capacitor bank, whereas the average power (here 20kW) is supplied by a converter [3] connected to the mains, as shown in Fig. 1. There, the 3-phase line to line voltage can vary from 177V to 528V for a world wide operation.

![Figure 1: Pulse modulator supplied by an AC-DC power converter for unity power factor and sinusoidal mains currents.](image)

Additionally, a variation of the capacitor voltage $v_{C0}$ of the modulator is often desired. Therefore, a wide input and output voltage range of the rectifier is needed. These requirements can be fulfilled with a 3-phase buck boost rectifier [4] (cf. Fig. 2), which operates either in the buck or the boost mode, depending on the ratio of the mains voltage to the capacitor bank voltage $v_{CB}$. In case of the assumed high repetition rate 500-1000Hz, the recharging of the capacitor bank before the next pulse additionally requires a voltage controller with a high dynamic.

![Figure 2: Schematic of the considered buck boost converter. There, the input filter is not shown for the reason of simplicity.](image)

To enable a unity power factor operation of the 3-phase buck boost rectifier, a constant inductor current $i_{L0}$ is required [4]-[6]. The pulse load in combination with a conventional high dynamic voltage control, however, would result in periodic peak currents in the buck-boost inductor and also in the input/mains currents $i_{m}$. These current distortions make a unity power factor operation of the converter impossible. Hence, a control strategy for pulse load applications, which achieves a unity power factor as well as an accurate regulation of the output voltage, must be applied in the considered case.

First, in Section II the operation principle including the basic structure of the controller [4]-[6] is described. In case a conventional control approach is applied, distorted mains currents result, as described at the beginning of Section III. There, also a control method is described, which enables an approximately constant power consumption with unity power factor. For validating the control approach measurement results for the input and output current/voltage waveforms are presented in Section IV.

II. BUCK BOOST RECTIFIER

As shown in Fig. 2 the input stage of the buck boost converter consists of six switches $S_{1-6}$ with series connected diodes, which are connected to a common negative and positive voltage terminal, followed by a boost stage consisting of switch $S_{b}$, diode $D_{b}$ and the inductance $L_{b}$. The buck input stage operates as PFC input stage, what results in sinusoidal mains currents.

In case the output voltage $v_{CB}$ is lower than the peak line-to-line mains voltage, only the input stage is used and the converter operates in the buck mode. For higher output voltages, additionally the boost switch $S_{b}$ must be activated. The prototype, which has been used for validating the control scheme, is shown in Fig. 3 and the specifications are given in Table. 1.
With the error signal measured inductance current into the current control block, is obtained by subtracting the frequencies and with a large inductance for the control of the output voltage the voltage boost converter with cascaded current and voltage control structure.

**Table 1:** Specifications of the considered buck boost rectifier.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>177V – 528V</td>
</tr>
<tr>
<td>Output voltage</td>
<td>150V – 450V</td>
</tr>
<tr>
<td>Load current</td>
<td>55A – 167A</td>
</tr>
<tr>
<td>Average Power</td>
<td>25kW</td>
</tr>
</tbody>
</table>

In order to limit the current ripple \(IL_0\) the converter could be operated in the continuous conduction mode (CCM) with an average value \(IL_0\) of the inductor current \(i_{L_0}\). At high switching frequencies and with a large inductance \(L_0\), the ripple current could be neglected for simplification. Assuming a constant current \(i_{L_0}=IL_0\) the duty cycles of the buck stage switches directly can be calculated for achieving unity power factor, what is described in detail in [4]-[6].

In order to obtain a constant output voltage the duty cycles of the switches must be adapted to the input voltage and the load by a controller. For a symmetric setup the control behavior of the 3-phase buck boost rectifier could be modeled by a single phase DC-DC converter with constant input voltage [6], as shown in Fig. 4. There, also the cascaded control structure of the converter with an outer voltage control and an inner current control is depicted.

For the control of the output voltage the voltage \(v_{Co}\) is measured and compared to the reference voltage \(v_{C0,ref}\). The voltage difference, which is equal to the output voltage \(ve\), is the input of the voltage controller. This controller is implemented as PI-controller and its output is the reference current \(i_{L0,ref}\) for the inner current control loop. The current error \(ie\), which is fed into the current control block, is obtained by subtracting the measured inductance current \(i_{L0}\) from the current reference \(i_{L0,ref}\). With the error signal \(ie\), the duty cycles \(m\) and \(d\) of the buck and boost stage are calculated in the current controller. In order to achieve a high dynamic an initial current \(i_{init}\) can be added to the reference current \(i_{L0,ref}\).

### III. CONTROL CONCEPT FOR PULSE LOAD APPLICATIONS

The controllers in Fig. 4 are usually designed for continuous loads, where the output voltage is controlled to a constant value. With a constant voltage and a constant load at the output also continuous energy consumption from the mains and sinusoidal mains currents are obtained.

In case of a solid state modulator the power consumption of the load is discontinuous (only a few µs) and has a high peak value (20MW) compared to the average power (20kW). The energy for the pulses is usually provided from capacitor banks (cf. \(C_0\) in Fig. 1) [1], [2]. Due to the large peak power the capacitor voltage \(v_{Co}\) drops (here: 1%/10V) below its reference values \(v_{Co,ref}\) during the pulse (cf. Fig. 5). Consequently, the voltage error \(ve\) increases rapidly. Assuming a controller with high dynamic, the “step like” increase of the error signal results in a rapidly increasing inductor current \(i_{L0}\) for recharging the capacitor bank up to the reference value \(v_{Co,ref}\).

As soon as the reference value is reached the controller must decrease the inductor current down to zero again, since the load current is zero in between two consecutive pulses. This control behavior could be observed after every pulse, what would result in a highly distorted pulsating/discontinuous mains current with low power factor.

#### A. Control based on reference signal modulation

In order to achieve sinusoidal currents with high power factor and a continuous power consumption from the mains for pulse load applications a control principle with modulated reference signal is derived in the following. There, two conditions must be fulfilled for proper system operation:

1. For a constant pulse amplitude a constant capacitor voltage \(v_{Co}\) at the beginning of the pulse is required.
2. To achieve a unity power factor the converter modulation described in [4]-[6] requires a constant current \(i_{L0}\) in the buck boost inductance \(L_0\). Consequently, the power consumption of the converter \((-i_{L0}v_{Co})\) is constant only if the voltage drop \(\Delta v_{Co}\) is negligible compared to output voltage \(v_{Co}\).

Remark: For large voltage drops \(\Delta v_{Co}\) and constant power consumption, the current \(i_{L0}\) through the inductance can no longer be constant. Therefore, the modulation strategy must be adapted, which will be presented in a future paper.
The first condition only has to be satisfied at the time steps \( n \cdot t_{\text{rep}} \) when the pulses are generated. Therefore,

\[ v_{\text{ref}}(n \cdot t_{\text{rep}}) = \text{const.} \]  

(1)

The second condition must be always fulfilled, i.e.

\[ i_{L0} = \text{const.} \]  

(2)

For the pulse modulator with a capacitive storage bank \( C_0 \) the current respectively the capacitor voltage \( v_{C0} \) has to satisfy

\[ i_{L0}(t) = \frac{C_0}{1-d} \frac{dv_{C0}(t)}{dt} = I_{\text{L0}} = \text{const.} \]  

(3)

Generally, the load current can be expressed as a function of an arbitrary complex load impedance \( Z_{\text{Load}} \).

\[ i_{L0} = f(Z_{\text{Load}}) \]  

(4)

Integrating (3) for \( v_{C0}(t) \) and assuming a constant inductor current \( i_{L0} \) results in

\[ v_{C0}(t) = \left( \frac{1-d}{C_0} \right) \int i_{L0} \, dt = v_{C0}(0) + \left( \frac{1-d}{C_0} \right) I_{\text{L0}} \cdot t \cdot \frac{dv_{C0}(t)}{dt} \]  

(5)

Consequently, the capacitor voltage \( v_{C0} \) must change linearly in order to achieve a constant current \( I_{\text{L0}} \) for unity power factor.

Thus, a linear increasing reference voltage \( v_{\text{C0,ref}} \) instead of a constant reference voltage \( V_{C0} \) is used for the novel control method. The slew rate of the reference voltage \( v_{\text{C0,ref}} \) could be determined with the pulse repetition time \( t_{\text{rep}} \) and the voltage drop \( \Delta v_{C0} \) during the pulse since also (1) must be satisfied.

The initial reference voltage \( v_{\text{C0,ref}} \) at the end of the first pulse is set to the minimum actual capacitor voltage \( v_{\text{drop}} (= v_{C0}(0)) \) resulting in

\[ v_{\text{C0,ref}}(t) = v_{\text{drop}} + \frac{\Delta v_{C0}}{t_{\text{rep}}} \cdot t = V_{C0} - \Delta v_{C0} + \frac{\Delta v_{0}}{t_{\text{rep}}} \cdot t \]  

(6)

for \( t = 0 \cdot t_{\text{rep}} \).

The waveform of the reference voltage \( v_{\text{C0,ref}}(t) \) for achieving a constant current \( I_{\text{L0}} \) and a unity power factor for pulse loads is shown in Fig. 6.

In order to avoid the discontinuities of the error voltage \( v_e \) and the current \( I_{\text{L0}} \), the initial value of the reference voltage \( v_{\text{C0,ref}} \) after the pulse has to be reset in such a way, that the error voltage \( v_e \) is continuous. Therefore, the error voltage \( v_e \) before and after the pulse must be equal.

\[ v_e(n \cdot t_{\text{rep}}) = v_e(n \cdot t_{\text{rep}} + t_{\text{pulsu}}) \]  

(7)

This can be achieved by adding the last error voltage \( v_e \) (cf. Fig. 9) before the pulse to the voltage \( v_{\text{drop}} \). Therefore,

\[ v_{\text{pulsu}}(n \cdot t_{\text{rep}}) = v_{\text{drop}} + v_e(n \cdot t_{\text{rep}} + t_{\text{pulsu}}) \]  

(8)

Additionally, the slew rate of the voltage reference \( v_{\text{C0,ref}} \) must be adjusted because of the shifted initial voltage \( v_{\text{C0,ref}}(0) \). Therefore, (6) is modified to

\[ v_{\text{C0,ref}}(t) = v_{\text{drop}} + v_e(n \cdot t_{\text{rep}} + t_{\text{pulsu}}) + \frac{(\Delta v_0 - v_e(n \cdot t_{\text{rep}} + t_{\text{pulsu}}))}{t_{\text{rep}}} \]  

(9)

which results in a continuous waveform of \( v_e \) and \( I_{\text{L0}} \) (cf. Fig. 8). The described procedure also leads to a continuous error signal \( v_e \) and inductor current after a load step.

\[ \text{Figure 6: Schematic waveforms of the reference voltage } v_{\text{C0,ref}}, \text{ the pulse voltage } v_{\text{drop}}, \text{ and the inductor current } i_{\text{L0}} \text{ for the novel control method with unity power factor.} \]

\[ \text{Figure 7: Discontinuous inductance current } i_{\text{L0}} \text{ at the beginning of a pulse sequence and after a load change due to the reset of the reference voltage } v_{\text{C0,ref}} \text{ after each pulse.} \]
modulator. Additionally, the minimum capacitor voltage converter is synchronized with the trigger signal of the current during the pulse until the minimum capacitor voltage the inductance current reference voltage.

Consequently, the reference voltage has to be detected after receiving the synchronisation signal. For a correct calculation of the reference voltage C.

Figure 8: Schematic waveforms of the continuous error voltage v at the beginning of a pulse sequence or after a load step.

C. Disabling the control during the pulse

For a correct calculation of the reference voltage $v_{C0,\text{ref}}$ the converter is synchronized with the trigger signal of the modulator. Additionally, the minimum capacitor voltage $v_{\text{drop}}$ has to be detected after receiving the synchronisation signal. Consequently, the reference voltage $v_{C0,\text{ref}}$ can not be updated during the minimum capacitor voltage $v_{\text{drop}}$ has been detected and is therefore fixed at $V_C$ during the pulse as shown in Fig. 9.

Moreover, the voltage error $v$ increases rapidly during the pulse and the cascaded control would increase the inductor current $i_L$. In order to prevent the controller from increasing the current $i_{L,0}$ during the pulse, the voltage controller will be disabled, i.e. the current reference $i_{L,0,\text{ref}}$ and therefore also the current $i_{L,0}$ is kept constant, until the voltage reference $v_{C0,\text{ref}}$ is updated again.

Figure 9: Spike in the inductance current $i_L$ due to the constant reference voltage $v_{C0,\text{ref}}$ during the pulse. Disabling the control during the pulse prevents from a current spike.

IV. MEASUREMENT RESULTS

Figure 10: (a) Reference voltage $v_{C0,\text{ref}}$ and capacitor voltage $V_C$ for a pulse sequence with 20 pulses and 10kW average power. (b) Corresponding inductance current $i_L$.

In Fig. 10(a) the reference voltage $v_{C0,\text{ref}}$ and the capacitor voltage $V_C$ for a sequence of 20 pulses with a pulse repetition frequency of 720Hz and an average output power of 10kW are shown. At the beginning of the pulse sequence a voltage error, due to the start-up behavior as described before, can be noticed. The corresponding inductance current $i_{L,0}$ is depicted in Fig. 10(b).

In Fig. 11(a) the inductance current $i_L$ for the same pulse sequence with a pulse repetition frequency of 440Hz and an average output power of 8kW is shown. The corresponding sinusoidal mains current $i_N$ and voltage $v_N$ of one phase are depicted in Fig. 11(b). The measured phase shift is caused by the input filter capacitors and decreases at nominal converter output power.

V. SUMMARY

In this paper a control for AC-DC converters with pulsing loads, like pulse modulators, is explained in detail. This method is based on a modulation of the reference signal, which allows continuous power flow from the mains and sinusoidal mains currents although the power consumption of the load is discontinuous. For validating the theoretical concepts, the control, which is basically independent of the converter topology, has been successfully implemented on a 3-phase buck boost converter and measurement results are presented in the paper.

The concept has been derived for pulse modulators with relatively small variations of the DC link voltage. In case of large variations modified reference values for the capacitor voltage must be applied in order to obtain constant power consumption. These will be presented in a future paper.

VI. REFERENCES