Novel Three-Phase Y-Rectifier Cyclic
2 out of 3 DC Output Voltage Balancing

Power Electronic Systems Laboratory, ETH Zurich
ETH-Zentrum, ETL H23, CH-8092 Zurich
Email: biela@lem.ee.ethz.ch

Abstract—A three-phase Y-Rectifier is formed by the star connection of single-phase unity power factor rectifier systems and represents a highly interesting concept for the realisation of the input stage of high-power telecommunications power supply modules using established single-phase technology. However, for stable operation, control and balancing of the independent DC output voltages of the phase rectifier systems is required. A novel, easy to implement DC output voltage control concept is proposed in this paper. There, the mean value of all three DC output voltages is controlled and, in addition, always 2 out of the 3 DC voltages are compared and balanced. The basic operating principle of the control is described and the theoretical limit for the admissible asymmetric loading of the DC voltages is calculated. Finally, the theoretical considerations are verified by measurements on a 3×1kW Y-Rectifier prototype.

I. INTRODUCTION

The input stage of high power telecom power supply modules can be realised with either a direct three-phase rectifier topology, where the DC output voltage is common to all phases as e.g. for the Vienna Rectifier [1], or with a phase oriented approach. There, a star-connection (Y-Rectifier [2], [3] – cf. Fig. 1) or a delta-connection (Δ-Rectifier [4]) of single-phase, boost-type, PWM rectifiers with individual DC output voltages is possible.

The three-level structure of the Vienna Rectifier results in a low blocking voltage stress on the power semiconductors and low volume of the input inductors. This leads to highly compact and efficient rectifier systems. Similar properties are given for the Δ-Rectifier in case the line-to-line modules are realised with three-level single-phase rectifiers [5]. However, for a wide input voltage range of 320...480V_{RMS,LL} the output voltage has to be set for both systems to 800V_{DC}. Accordingly, a DC/DC converter stage connected to the rectifier output typically has to be realised by two series connected DC-DC converters [6] in the case where 600V power semiconductor technology is employed.

In contrast, the Y-Rectifier (cf. Fig. 1) has the advantage of a low DC output voltage (400V) of the phase rectifier systems. Therefore, the DC-DC converters can be realised using 600V power MOSFETs and fast recovery diodes as known from single-phase off-line power supplies. Furthermore, the component count is relatively low resulting in a compact and cost effective solution. However, to convert the phase rectifier output voltages $V_{DC,i}$, e.g. into 48V, three independent isolated DC-DC converters, connected in parallel on the secondary side, are required.

For ideal conditions the voltages $V_{DC,i}$ show equal values. In practice, however, a balancing control is required accounting for non-idealities like mains phase voltage asymmetries, differences of the losses of the rectifier and DC/DC converter stages and/or for different output currents in case independent loads are supplied from each rectifier output.

In [3] a concept for balancing the phase rectifier systems by measuring the voltage between the mains star point $N$ and the virtual star point $N'$ and correspondingly adjusting the power flow through each DC-DC converter has been proposed. In case of a phase loss the rectifier system and the measuring circuit of the missing phase must be disconnected for a stable operation [7], what represents a significant disadvantage.

Another approach based on transformers to form an artificial star point connected to $N'$ and on a “Current Balancing Unit” to control the fundamental component of the zero sequence current flowing into $N'$ is presented in [8]. There, the transformers must be built for approximately 5% of the rated system power and this increases the system volume by about...
10% and increases the system costs.

The approach presented in [3] balances the phase rectifier systems by individually adjusting the power flow taken by the DC/DC converter stages. In [7], [9] a concept is proposed which directly controls the DC link voltages \( V_{DC,i} \) instead of the potential of \( N' \) by influencing the mains side power flow of the phases. In contrast to [3] this approach is independent of the load supplied from the DC links and no additional components are required.

However, the concept [7], [9] is of relatively high complexity due to the coupling of the three phase rectifier systems resulting from the open star point \( N' \). Therefore, a novel concept for balancing the DC output voltages is presented in this paper [10]. There, always only two out of the three DC voltages \( V_{DC,i} \) are balanced at the same time, which avoids the coupling phenomena. The selected DC link voltages are chosen cyclically depending on the magnitude of the corresponding instantaneous mains phase voltages so that each voltage \( V_{DC,i} \) is controlled for two-thirds of a mains period. The proposed concept is confirmed through simulations and experiments on a 3kW laboratory system and this shows that the Y-Rectifier is a highly interesting alternative to the Vienna Rectifier for high-power telecommunications power supply modules.

In the following, basic considerations regarding space vector modulation and switching states of the Y-Rectifier are given in Section II. The proposed control method for balancing the DC link voltages is described in Section III. Thereafter, the theoretical limits for asymmetric loading of the DC output voltages are calculated in Section IV. The theoretical results are verified by measurement in Section V.

II. SPACE VECTOR MODULATION

For calculating the input inductor current of the single-phase rectifier, the Y-Rectifier AC side equivalent circuit shown in Fig. 2(a) is considered. There, the voltage sources \( v_{R,i} \) are the rectifier input phase voltages, which depend on the sign of the corresponding phase current \( i_{N,i} \) and on the switching state \( s_i \) of the power transistors. The 3 phase voltage system \( v_{R,i} \) could be decomposed into a zero sequence component

\[
v_{R,0} = \frac{1}{3} (v_{R,R} + v_{R,S} + v_{R,T})
\]

and a current forming component

\[
v'_{R,i} = v_{R,i} - v_{R,0}.
\]

Since the star points \( N \) and \( N' \) are not connected, the sum of the three mains currents is forced to zero, \( \sum i_{N,i} = 0 \), and \( v_{R,0} \) does not influence the phase currents. Therefore, the equivalent circuit could be redrawn as shown in Fig. 2(b) and the current in the boost inductors is defined by \( (v_R = v'_R) \)

\[
L \frac{di}{dt} = v_N - v_{R,t},
\]

where \( v_N \) is the space vector of the mains voltage

\[
 v_N = \hat{V} e^{j\varphi_N} \text{ with } \varphi_N = \omega_N t
\]

(\( v_R \) is the space vector of the rectifier input phase voltages and \( i_N \) denotes the boost inductor current space vector, cf. Fig. 1).

In order to obtain a sinusoidal mains current with amplitude \( I_N' \), which is in phase with the input voltage (resistive mains behaviour),

\[
i_N' = \hat{I} \frac{v_N}{V_N},
\]

ideally a rectifier input voltage space vector

\[
v_R^* = v_N - j\omega L_i^*_N
\]

would be required (cf. Fig. 3), and/or a fundamental voltage space vector \( v_{R(1)} = v_R^* \) to be generated in the time average over a switching period \( T_P \).

In a three phase rectifier system as shown in Fig. 1 each rectifier phase voltage \( v_{R,i} \) could basically assume three values: \( \pm \frac{V}{\sqrt{3}} \), 0. This would result in \( 3^3 = 27 \) possible states/space vectors. However, the formation of \( v_{R,i} \) also depends on the sign of the corresponding phase current

\[
v_{R,i} = \begin{cases} 
0 & \text{if } s_i = 1 \\
\text{sign}(i_{N,i}) \frac{V}{\sqrt{3}} & \text{if } s_i = 0
\end{cases}
\]

since the current flow is via the diodes if the switches of phase \( i \) are in the turn-off state (cf. Fig. 1, \( s_i = 1 \) denotes the turn-on state of the power transistors). Consequently, for a given phase current sign the rectifier stage could switch the input only between 0 and \( \pm \frac{V}{\sqrt{3}} \) if \( i_{N,i} > 0 \) or between 0 and \( \pm \frac{V}{\sqrt{3}} \) if \( i_{N,i} < 0 \).

\[\text{Fig. 2. AC side equivalent circuit of the Y-Rectifier (a) shown in Fig. 1 with decomposition of the rectifier phase voltages into a zero sequence component } v_{R,0} \text{ and a current forming component } v'_{R,i} (b).\]

<table>
<thead>
<tr>
<th>State</th>
<th>Space Vector</th>
<th>Magnitude</th>
</tr>
</thead>
<tbody>
<tr>
<td>(111)</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>(110)</td>
<td>( \frac{2}{3} (a - \frac{\sqrt{3} V}{2}) )</td>
<td>( \frac{V}{\sqrt{3}} (1 + \sqrt{3}) )</td>
</tr>
<tr>
<td>(101)</td>
<td>( \frac{2}{3} (a + \frac{\sqrt{3} V}{2}) )</td>
<td>( \frac{V}{\sqrt{3}} (1 - \sqrt{3}) )</td>
</tr>
<tr>
<td>(011)</td>
<td>( \frac{2 \sqrt{3} V}{3} )</td>
<td>( \frac{V}{\sqrt{3}} )</td>
</tr>
<tr>
<td>(100)</td>
<td>( \frac{2 \sqrt{3} V}{3} (a - a^2) )</td>
<td>( \frac{V}{\sqrt{3}} )</td>
</tr>
<tr>
<td>(010)</td>
<td>( \frac{2 \sqrt{3} V}{3} (1 - a^2) )</td>
<td>( \frac{V}{\sqrt{3}} (1.5 + \sqrt{3}) )</td>
</tr>
<tr>
<td>(001)</td>
<td>( \frac{2 \sqrt{3} V}{3} (1 - a) )</td>
<td>( \frac{V}{\sqrt{3}} (1.5 - \sqrt{3}) )</td>
</tr>
<tr>
<td>(000)</td>
<td>( \frac{2 \sqrt{3} V}{3} (1 - a - a^2) )</td>
<td>( \frac{2 \sqrt{3} V}{3} )</td>
</tr>
</tbody>
</table>

(\( a \) is the space vector of the rectifier input phase voltages and \( i_N \) denotes the boost inductor current space vector, cf. Fig. 1).
and $-\frac{V_s}{2}$ if $i_{N,i} < 0$. Therefore, there are only $2^3 = 8$ combinations for each set of phase current signs. This is shown in Fig. 3 where all eight rectifier input voltage space vectors are shown for the phase current set $i_{N,R} > 0$, $i_{N,S} < 0$ and $i_{N,T} < 0$. These vectors are defining a hexagon which rotates in 60 degree steps counter-clock wise for the six possible combinations of phase current signs (cf. dashed hexagon in Fig. 3).

In order to minimise the current harmonics only space vectors lying in the immediate vicinity of the reference vector $\vec{V}_R^{(1)}$ are applied for generating $\vec{V}_R^* = \vec{V}_R^{(1)}$ in the pulse period time average. For the position of $\vec{V}_R^{(1)}$ shown in Fig. 3 these would be the vectors $(100)/(011), (010)$ and $(000)$ defining the grey shaded subtriangle. The reference vector is formed by geometrically adding the rectifier voltage space vectors

$$\vec{V}_R = \vec{V}_R^{(1)} = \delta_{(100)}\vec{V}_R^{(100)} + \delta_{(000)}\vec{V}_R^{(000)} +$$
$$+ \delta_{(011)}\vec{V}_R^{(011)}$$

weighted by the relative on-times $\delta_j$ of the switching states $j = (s_R, s_S, s_T)$. These on-times can be calculated from simple geometrical considerations [7], [11] and are a function of the angle of $\vec{V}_R^*$ and of the magnitude $|\vec{V}_R^*| = \hat{V}_R^{(1)}$ of the reference vector and/or of the modulation index

$$M = \frac{\hat{V}_R^{(1)}}{V_{DC}}, \quad M \in \left(0, \frac{2}{\sqrt{3}}\right).$$

It is important to note that for the considered set of signs of the phase currents the two switching states $(100)$ and $(011)$ result in the same rectifier input voltage space vector as given in Table I if equal DC output voltages $V_{DC,i}$ of the three phase rectifier systems are assumed. Due to the missing connection between the $N$ and $N'$ the current of one phase is not only defined by the respective phase voltage but by all three phase voltages, i.e. by the space vectors $\vec{V}_R$ in combination with $\vec{V}_{N,i}$. Consequently, the states $(100)$ and $(011)$ are redundant and from the calculation of the relative on-times only the sum $\delta_{(100)} + \delta_{(011)}$ could be specified. The partitioning of $\delta_{(100)} + \delta_{(011)}$ between the two redundant states therefore represents a degree of freedom of the modulation.

The charging of the output capacitors, however, is directly influenced by the relative on-time partitioning. For $i_{N,R} > 0$, $i_{N,S} < 0$ and $i_{N,T} < 0$ the two capacitors of phases $S$ and $T$ are charged in case of $(100)$ and the capacitor of phase $R$ is bypassed. In contrast, for space vector $(011)$ only the capacitor of phase $R$ is charged and the capacitors of phases $S$ and $T$ are bypassed. Accordingly, in the other sectors different combinations of capacitors are charged and bypassed, so that a balancing of the charging of all three capacitors $C_i$ is possible as will be shown in the following. Consequently, the degree of freedom of the modulation can be used for ensuring equal DC output voltages of all three phases.

**Remark:** The redundancy of the switching states regarding the rectifier voltage space vector generation is given only for exactly equal output voltages $V_{DC,i}$. This symmetry, which is assumed for the further considerations, is finally guaranteed by the system control (cf. Fig. 8).
III. 2 OUT OF 3 DC OUTPUT VOLTAGE BALANCING

In the previous section it has been shown that the current flowing into the output capacitors $C_i$ can be balanced by shifting between redundant vectors. In Fig. 5 the ideal time behaviour of the three phase currents is shown for one mains period. In the interval $\varphi = \omega_N t \in (-\frac{\pi}{6}, \frac{\pi}{6})$ (cf. Fig. 3, $\omega_N$ denotes the angular mains frequency) we have $i_{N,R} > 0$, $i_{N,S} < 0$ and $i_{N,T} < 0$ and the respective rectifier input voltage space vectors $v_{R,j}$ are defining hexagon 1 (cf. Fig. 3). Furthermore given: output capacitors $C_i$ which are mainly charged and redundant switching states.

For any mains period it is possible to balance all three output voltages $V_{DC,S}$ and $V_{DC,T}$ and $V_{DC,R}$ by shifting between redundant switching states in the hexagonal space vectors. For example, within a mains period of $\frac{\pi}{6}$, the current $i_{N,R}$ is zero and the capacitor is discharged by the load and one can choose between charging $C_T$ or $C_R$, $C_S$. Again, one phase current is smaller in magnitude than the two others; first in $\varphi \in \left(\frac{\pi}{6}, \frac{2\pi}{3}\right)$ we have $i_{N,S} < |i_{N,R}|$, $|i_{N,T}|$. Thus, by shifting $\rho_{T-S}$ between 0 and 1,

$$\rho_{T-S} = \frac{\delta_{(110)}}{\delta_{(001)} + \delta_{(110)}},$$

(12)

and the voltages $V_{DC,S}$ and $V_{DC,T}$ can be balanced. In the range $\varphi \in \left(\frac{2\pi}{3}, \frac{5\pi}{6}\right)$, we first have $|i_{N,R}| < |i_{N,T}|$ and then $|i_{N,T}| < |i_{N,R}|$. Accordingly, by varying the relative on-time of (101) and (010),

$$\rho_{S-R} = \frac{\delta_{(010)}}{\delta_{(001)} + \delta_{(101)}},$$

(13)

the current $i_{N,R}$ can be balanced. In case the ratios $\rho_{R-T}$, $\rho_{T-S}$ and $\rho_{S-R}$ are set to 0.5 within the respective angle intervals the charging currents of all three capacitors show equal average values over a mains period (cf. Fig. 6).

Consequently, it is possible to balance all three output voltages by always balancing two out of three voltages $V_{DC,j}$ within a $\frac{\pi}{6}$-wide interval. Due to the fact, that always one phase current is smaller than the two others, the control is largely decoupled and it is possible to determine the charging of two output capacitors without significantly affecting the third phase. This allows the implementation of a low complexity control method which will be explained in the following. A control considering all three output voltages simultaneously requires a complex consideration of the coupling of the phases and was analysed in [7].

A. Control implementation

With the method described in the previous section a balancing of the three output voltages could be achieved. A possible hardware implementation of the control concept is shown in Fig. 8. There, a common triangular carrier PWM is employed for synchronising the underlying mains current control loops.

On the left hand side the mean value $V_{DC,M}$ of the three output voltages is compared with the reference value $V_{DC}$. With the error signal $\Delta V_{DC}$ the amplitude $\bar{T}_N$ of the phase

Figure 5. Idealised mains phase currents $i_{N,R}$, $i_{N,S}$ and $i_{N,T}$ (ripple component neglected) for one mains period. The mains period is partitioned into six sectors depending on the combination of the mains currents signs. In sector 1, for example, we have $i_{N,R} > 0$, $i_{N,S} < 0$, $i_{N,T} < 0$ and the rectifier input voltage space vectors $v_{R,j}$ are defining hexagon 1 (cf. Fig. 3). Furthermore given: output capacitors $C_i$ which are mainly charged and redundant switching states.

Figure 6. Charging current of the output capacitors $C_i$ for equal partitioning of the on-time of the redundant switching states within each sector of the mains period. Assumed operating parameters: $V_N = 327$V, $V_{DC,j} = 400$V and/or $M = 0.82$ (compare: Fig. 10 & 11).
current reference values \( i^*_{N,i} \) is calculated. The amplitude \( \hat{I}_N \) is multiplied with the normalised mains voltages resulting in current reference values that are in phase with the respective mains phase voltages. Without the output voltage balancing (shaded in grey in Fig. 8) the reference value of each phase mains phase voltages. Without the output voltage balancing current reference values that are in phase with the respective is multiplied with the normalised mains voltages resulting in current reference values \( i^*_{N,i} \) of all three phases. Since star point \( N' \) of the rectifier system is not connected to the mains star point \( N \), \( i_0 \) can not be set by the control but only shifts the partitioning the total relative on-time of the redundant switching states. This can be seen in Fig. 7, where a typical pulse pattern, derived from the intersection of modulating functions \( m_i \) and the triangular carrier \( c_t \), is shown for a pulse period \( T_P \) assuming \( \varphi \in (0, \frac{\pi}{6}) \).

In Fig. 7(b) the on-times of the different switching states are shown for balanced DC output voltages, i.e. for \( i_0 = 0 \). In Fig. 7(c) the same situation is depicted for negative \( i_0 \). Due to \( i_0 < 0 \) all modulating functions are shifted downwards and this influences only the relative on-time of the switching states at the beginning and at the end of the pulse period, i.e. of \( (100) \) and \( (011) \) for the considered case. The on-times of the two remaining switching states \( (000) \) and \( (010) \) are not influenced as they only depend on the difference of the modulating signals but not on their absolute values. This is also true for the sum of the relative on-times of \( (100) \) and \( (011) \). As \( (100) \) and \( (011) \) are the redundant switching states, a zero sequence current \( i_0 \) results in a different charging of the output capacitors \( C_R \) and \( C_T \) and therefore provides a means for balancing the corresponding DC output voltages.

The time behaviour \( i_{0,m} \) of \( i_0 \) ensuring equal output vol-
For calculating the maximal admissible asymmetry of loading, which is equal to the asymmetry in the output powers \( P_{L,i} \), the equations for the power flowing to the output capacitors are required. If an approximately constant output voltage is assumed the power \( P_{L,i} \) could be calculated by multiplying the currents \( i_{Ch,i} \) charging the three output capacitor \( C_i \) by the output voltage \( V_{DC,i} \). Thus, for determining the maximal admissible load asymmetry, the maximal possible asymmetry of the charging currents must be calculated.

The local average \( \bar{i}_{Ch,i} \) of the charging currents \( i_{Ch,i} \) can be determined if the relative on-times \( \alpha_i \) of the switches are known, since the charging currents are equal to the corresponding mains current in case the switches are turned off,

\[
\bar{i}_{Ch,i} = (1 - \alpha_i)i_{N,i}.
\]

The on-times \( \alpha_i \) can be calculated with (8) for a given reference space vector \( v^R_{s} \). For example in sector 1 and/or hexagon 1 we have a switching state sequence of

\[
\cdots\{t_{u}=0 \rightarrow (100) \rightarrow (000) \rightarrow (010) \rightarrow (011)\}_{t_u=T_p} \\
\rightarrow (011) \rightarrow (010) \rightarrow (000) \rightarrow (100)\}_{t_u=T_p},
\]

accordingly we have

\[
\alpha_R = \delta(100) \\
\alpha_S = \delta(010) + \delta(011) \\
\alpha_T = \delta(011).
\]

Consequently, for determining the charging currents \( \bar{i}_{Ch,i} \) in each pulse period \( T_p \) the relative on-times \( \delta_{(sRGSST)} \) of the voltage vectors in the vicinity of \( v^R_{s} \) must be calculated. Therefore, the equations for calculating \( \delta_{(sRGSST)} \) must be set up for each sector/hexagon within a mains period (= 6 sectors). In case of the considered trajectory of \( v^R_{s} \) in Fig. 3 there are in addition 4 intervals per sector/hexagon. Consequently, there are 24 different space vector sequences and sets of equations for calculating \( \delta_{(sRGSST)} \) and/or the relative on-times \( \alpha_i \).

The mathematical expressions for \( \delta_{(sRGSST)} \) and \( \alpha_i \) of the Y-Rectifier are equal to the equations resulting for the Vienna Rectifier (derived in appendix A of [11]), if the output voltage of the Vienna Rectifier is twice the output voltage of the Y-Rectifier. The reason for this is the fact that both rectifiers are generating the same voltage space vectors for the same switching state \( (sRGSST) \).

Basically, there are two types of load asymmetry – Type I: Output \( \bar{R} \) is loaded maximal \( (P_R = P_{max,1}) \) and outputs \( S \) & \( T \) are carrying minimal load \( (P_S = P_T = P_{min,1}) \); Type II: Minimum load on output \( R (P_R = P_{min,1}) \) and maximum load on outputs \( S \) & \( T \) \( (P_S = P_T = P_{max,1}) \). Both types of load asymmetry are analysed in the following.

A. Load asymmetry type I

Based on the procedure explained above the time behaviour of the local average \( \bar{i}_{Ch,i} \) of the charging currents \( i_{Ch,i} \) can be calculated for the case of employing only that redundant...
switching state which (mainly) charges output \( C_R \) and bypasses capacitors \( C_S, C_T \) within each pulse period (cf. Fig. 10). The resulting global average values \( I_{Ch,R} \) over a mains period are also shown in Fig. 10 and it can be seen that \( I_{Ch,R} \) is significantly larger than \( I_{Ch,S} = I_{Ch,T} \). Accordingly, higher power is supplied to the output of phase \( R \).

The global average value of the charging currents \( I_{Ch,i} \) for asymmetry type I are dependent on the modulation index \( M \) and can be calculated as

\[
I_{Ch,R,max,1} = \frac{\hat{I}_N}{12M\pi} \left( -2\sqrt{3} + 6 \left( 2 + \sqrt{3 - \frac{1}{M^2}} \right) M - 3\sqrt{3}M^2 + 18M^2 \arcsin \frac{1}{\sqrt{3}M} \right) \tag{17}
\]

\[
I_{Ch,S,min,1} = I_{Ch,T,min,1} = \frac{\hat{I}_N}{24M\pi} \left( 2\sqrt{3} - 6 \left( 2 + \sqrt{3 - \frac{1}{M^2}} \right) M + 3M^2 \left( \sqrt{3} + 6\pi \right) - 18M^2 \arcsin \frac{1}{\sqrt{3}M} \right). \tag{18}
\]

These equations are valid for \( M \in \left( \frac{5}{3}, \frac{2}{\sqrt{3}} \right) \) and/or for the upper modulation range which is especially interesting for a practical realisation since for example typically an output voltage of \( V_{DC} = 400 \text{V} \) is selected for a mains voltage amplitude of \( \hat{v}_{N,i} = 325 \text{V} \).

In Fig. 12(a) the charging currents \( I_{Ch,i} \) in case of type I load asymmetry are shown in dependence of the modulation index \( M \). The difference between the upper and the lower curve determines the difference in the average power flowing to capacitor \( C_R \) and capacitors \( C_S, C_T \) and/or to the load resistors \( R_{L,R} \) and \( R_{L,S}, R_{L,T} \).

**B. Load asymmetry type II**

The local time average \( \bar{I}_{Ch,i} \) of the charging currents for load asymmetry type II, where the outputs of phases \( S \) and \( T \) are carrying maximum load and the output of phase \( R \) supplies minimum power, is shown in Fig. 11. Furthermore, the currents \( I_{Ch,i} \) averaged over a mains period are depicted there.

The corresponding value of the global average charging currents \( I_{Ch,i} \) for load asymmetry type II can be calculated as

\[
I_{Ch,S,max,II} = I_{Ch,T,max,II} = \frac{\hat{I}_N}{24M\pi} \left( -2\sqrt{3} + 6 \left( 2 + \sqrt{3 - \frac{1}{M^2}} \right) M - 3\sqrt{3}M^2 \left( \sqrt{3} - 2\pi \right) + 18M^2 \arcsin \frac{1}{\sqrt{3}M} \right) \tag{19}
\]

\[
I_{Ch,R,min,II} = \frac{\hat{I}_N}{12M\pi} \left( 2\sqrt{3} - 12M - 6\sqrt{3 - \frac{1}{M^2}} M + 3 \left( \sqrt{3} + \pi \right) M^2 + 18M^2 \arcsin \frac{1}{\sqrt{3}M} \right). \tag{20}
\]

The dependency of \( I_{Ch,S,max,II} = I_{Ch,T,max,II} \) and \( I_{Ch,R,min,II} \) on \( M \) is shown in Fig. 12(b).
V. MEASUREMENT RESULTS

In order to verify the proposed control concept a 3×1kW Y-Rectifier prototype has been built (cf. Fig. 14) with the specifications given in Table III.

In Fig. 15 the mains phase voltages and in Fig. 13 the mains phase currents $i_{N,i}$ for symmetric load and for load asymmetry type I and II are shown in the first row. The currents $i_{N,i}$ are sinusoidal (proportional to the corresponding mains phase voltages $v_{N,i}$) in case of symmetric load and also in case of asymmetric loading. The second row shows the output voltages $V_{DC,i}$, which are well balanced in any case (note: different reference level), and the balancing current $i_0$.
Numerical results are given in Table II where also the output power levels $P_{L,i}$ are included.

In the third row the local average charging currents $\bar{i}_{Ch,i}$ are depicted which show slightly asymmetric waveforms due to the distorted mains voltage (cf. Fig. 15).

<table>
<thead>
<tr>
<th>Table II</th>
<th>OUTPUT POWER $P_{L,i}$ AND DC VOLTAGE $V_{DC,i}$ VALUES OF THE PHASES FOR SYMMETRIC LOADING OF THE PHASES AND LOAD ASYMMETRY TYPE I AND II.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Phase</td>
<td>Symmetric</td>
</tr>
<tr>
<td>Output Power</td>
<td>R</td>
</tr>
<tr>
<td></td>
<td>S</td>
</tr>
<tr>
<td></td>
<td>T</td>
</tr>
<tr>
<td>Output Voltage</td>
<td>R</td>
</tr>
<tr>
<td></td>
<td>S</td>
</tr>
<tr>
<td></td>
<td>T</td>
</tr>
</tbody>
</table>

Table III | SPECIFICATION OF THE RECTIFIER SYSTEM SHOWN IN FIG. 1 WHERE COOLMOS SPW474N60C3 AND DIODES ISL9K3060G3 ARE APPLIED. |
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>200-240V</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>58kHz</td>
</tr>
<tr>
<td>Output voltage</td>
<td>400V</td>
</tr>
<tr>
<td>Output current</td>
<td>2.5A</td>
</tr>
<tr>
<td>Output power</td>
<td>3×1kW</td>
</tr>
<tr>
<td>Input inductor</td>
<td>2.8mH</td>
</tr>
<tr>
<td>Capacitors $C_{i}$</td>
<td>660µF</td>
</tr>
<tr>
<td>Maximum ambient temp.</td>
<td>40°C</td>
</tr>
</tbody>
</table>

Table IV | THEORETICAL LIMIT OF THE MAXIMAL LOAD ASYMETRIES TYPE I AND II FOR $V_{DC,i} = 400$, $M = 0.82$, $I_{N} = 20.4A$ AND A TOTAL OUTPUT POWER OF $\sum P_{L,i} = 10kW$. |
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Type I: $R_{L,R} = 33Ω$ and $R_{L,S} = R_{L,T} = 62Ω$</td>
<td></td>
</tr>
<tr>
<td>$P_{L,R,max,I}$</td>
<td>4850W</td>
</tr>
<tr>
<td>$P_{L,S,min,I} = P_{L,T,min,I}$</td>
<td>2580W</td>
</tr>
<tr>
<td>Type II: $R_{L,R} = 88Ω$ and $R_{L,S} = R_{L,T} = 39Ω$</td>
<td></td>
</tr>
<tr>
<td>$P_{L,R,min,II}$</td>
<td>1820W</td>
</tr>
<tr>
<td>$P_{L,S,max,II} = P_{L,T,max,II}$</td>
<td>4100W</td>
</tr>
</tbody>
</table>

VI. CONCLUSION

In this paper a new control scheme for balancing the three individual DC output voltages of a three-phase Y-Rectifier has been proposed. The balancing control is based on redundant switching states, which result in equal rectifier input voltage formation but different power flow to the phase outputs. For example, in a 10kW system approximately 5kW could be supplied by one phase output and 2.5kW by each of the two other phase outputs without impairing the symmetric and purely sinusoidal mains currents shape. Alternatively, two phases could be loaded with approximately 4.1kW and the third phase could supply 1.8kW (cf. Table IV). The control concept is verified by measurements on a 3kW prototype and shows a low realisation effort. In combination with the low number of power semiconductors employed in the power circuit, this makes the Y-Rectifier a highly interesting candidate for the realisation of high power telecommunication rectifier modules, and competitive to the Vienna Rectifier.

In the course of further research the maximum admissible phase load asymmetry in case of unbalanced mains voltages will be analysed and the balancing scheme will be extended to phase loss (two-phase) operation.

REFERENCES


