Multi-objective Optimization and Comparative Evaluation of Si Soft-switched and SiC Hard-switched Automotive DC-DC Converters

S. Waffler and M. Preindl and J.W. Kolar
Power Electronic Systems Laboratory
ETH Zurich
8092 Zurich, Switzerland
Email: waffler@lem.ee.ethz.ch

Abstract—The application of soft-switching concepts or Silicon Carbide (SiC) devices are two enabling technologies to further push the efficiency, power density or specific weight of power electronics converters. For an automotive application, such as a dc-dc converter that interconnects the high voltage battery or ultra-capacitor in a hybrid electrical vehicle (HEV) or a fuel cell vehicle (FCV) to the dc-link, costs and failure rate are likewise of importance. Due to increasing requirements on multiple of these converter characteristics the comprehensive multi-objective optimization of the entire converter system gains importance.

Thereto, this paper proposes an optimization method to explore the limits of power density as a function of the switching frequency and the number of phases of non-isolated bi-directional multi-phase dc-dc converters operated with soft-switching and Silicon devices and hard-switched converters that take advantage of SiC devices. In addition, the optimization includes an algorithm to determine the chip size required for the semiconductor devices under consideration of the thermal characteristics and efficiency requirements. Based on detailed analytical volume, loss and cost models of the converter components as well as on measurements demonstrative results on the optimum converter designs are provided and evaluated comparatively for the different converter concepts.

Index Terms—dc-dc converter, multi-phase, optimization, soft-switching, Silicon-Carbide

I. INTRODUCTION

Hybrid Electrical Vehicles (HEV) and Fuel Cell Vehicles (FCV) typically take advantage of a second power source in addition the combustion engine or the fuel cell (FC) to improve the overall drive train efficiency [1]. That is because the additional power momentarily provided by the energy storage elements such as a high voltage battery or an ultra-capacitor, e.g. in case of acceleration, allows the main power source to be designed for a tighter load range and thus to be operated at a better efficiency. Additionally, the battery or ultra-capacitor is used for regenerative braking.

That is why the dc-dc converter that interfaces the storage element to the dc-link needs to be designed for a bi-directional operation. Furthermore, depending on the drive train design, the battery voltage range may overlap with the dc-link voltage, which requires both a buck and a boost functionality of the dc-dc converter.

One commonly used converter topology for this application is the hard-switched, cascaded, buck+boost converter [2] shown in Fig. 1. When operated in continuous conduction mode (CCM) and with conventional pulse width modulation (PWM) as indicated in Fig. 2 b), the significant switching losses caused by the reverse recovery of Silicon diodes result in a low efficiency.

The alternatives to improve efficiency that have been proposed include a constant-frequency soft-switching modulation strategy (cf. Fig. 2 a)) that allows a Zero Voltage Switching (ZVS) of the switches $S_1$ to $S_4$ by a negative offset current $I_0$ at the beginning of the pulse period [3] and the application of Silicon Carbide (SiC) diodes. It has been shown that with SiC diodes, the switch turn-on losses caused by reverse recovery are reduced by approximately 67% [4].

Besides efficiency, major concerns in the converter design are a low volume, i.e. a high power density $\rho_p$, and low costs. Since these quantities are influenced by multiple parameters such as the chosen converter topology, the switching frequency $f_{sw}$ or the number of phases $N$ of a multi-phase converter, a
comprehensive multi-objective system optimization is essential.

For this reason, an optimization algorithm is proposed in section II that identifies the optimum converter design regarding power density for the two candidate topologies shown in Fig. 1: Topology A using ZVS modulation with Silicon MOSFETs and topology B using PWM modulation with Silicon IGBTs and anti-parallel SiC diodes. The basis for the calculations are detailed volume, loss and cost models of the passive components $C_1$, $C_2$, $L$ and switches $S_1$ given in section III, section IV and section V and a secondary efficiency-based semiconductor chip size optimizer (cf. section VI). The results of the optimization are given section VII in the form of a comparison, stating the characteristics, advantages and drawbacks of both the topologies.

II. DESIGN PROCEDURE AND PARAMETERS

There are several design constraints that affect the converter characteristics such as power density, efficiency, costs and weight. Firstly, besides the specification on the voltage ranges $U_1$, $U_2$ at the battery and the dc link side of the converter, there are limits on the ripple amplitudes $\tilde{u}_1$ and $\tilde{u}_2$ of these voltages. Secondly, there exists a requirement on the overall converter efficiency $\eta$ such as $\eta > 95\%$ for an transferred power of $P > 0.1 P_{\max}$. The maximum power $P_{\max}$ is typically derated by an upper limit $I_{\text{max}}$ that applies to the battery current $I_1$ and the dc link current $I_2$. The detailed converter specification applied for the optimization is listed in table I.

In a first step, analytical functions for the voltage and current time functions for each component in the converter phases of the intended converter topology are gathered in dependence on the operating point $O = \{U_1, U_2, P_n\}$, the direction of power conversion and the component values. Identical phases with $P_{n,max} = P_{\max}/N$ are assumed. Secondly, the required inductance $L$ and the capacitors $C_1$ and $C_2$ are are determined. In case of topology B, $L$ is found by optimization considering the voltage ranges $U_1$, $U_2$, the derated phase power $P_n(U_1, U_2, P_n, I_{\text{max}})$ and an upper limit of the relative current ripple of 5%. A design rule for the inductor $L$ in topology A is presented in [3]. It is assumed that the $N$ converter phases share the capacitors $C_1$ and $C_2$, whereas e.g. the capacitor $C_1$ current is the sum phase-shifted switch $S_{1,n}$ currents minus the side $1$ DC current $I_1$:

$$i_{C1}(t) = \sum_{i=n}^{N} i_{S1,n} \left( t - \frac{i - 1}{N f_{\text{sw}}} \right) - I_1.$$

Then, the charge difference

$$Q_1 = \frac{1}{2} \int_{0}^{1/f_{\text{sw}}} |i_{C1}(t)| \, dt$$

determines the necessary capacitance

$$C_1 = \frac{Q_1}{2 \tilde{u}_1}.$$

However, there are several degrees of freedom for a converter that meets the electrical specification. Principally, these are the choice of the converter topology, the type of semiconductors and the junction temperature $T_j$, the cooling concept, the switching frequency $f_{\text{sw}}$, the inductor design and others.

Additionally, with a multi-phase converter design, the ripple quantities and thus also the total volume claimed by the passive components is reduced [3][5] and for a low power $P$ the efficiency is improved by partial operation of $N_{\text{on}}$ out of $N$ converter phases that are connected in parallel [6][4].

Taking the degrees of freedom into account, an optimization based on loss, volume and cost models of the converter components is deployed, to identify the optimum converter design. Thereto, under assumption of the additional constraints listed in table II, the topology, $N$ and $f_{\text{sw}}$ are varied and power density and semiconductor costs are determined as a result of the step by step converter design procedure as shown in Fig. 3.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage range $U_1$</td>
<td>150 V .. 450 V</td>
</tr>
<tr>
<td>Voltage range $U_2$</td>
<td>150 V .. 450 V</td>
</tr>
<tr>
<td>Ripple amplitude $\tilde{u}_1$</td>
<td>1 V</td>
</tr>
<tr>
<td>Ripple amplitude $\tilde{u}_2$</td>
<td>1 V</td>
</tr>
<tr>
<td>Peak power $P_{\max}$</td>
<td>70 kW</td>
</tr>
<tr>
<td>Maximum current $I_{\max}$</td>
<td>250 A</td>
</tr>
<tr>
<td>Required efficiency $\eta_{\text{req}}$</td>
<td>95 % for $P &gt; 0.1 P_{\max}$</td>
</tr>
</tbody>
</table>

© IEEE 2009

3851 Preprint of IECON 2009 Proceedings
to keep the voltage ripple $\hat{u}_1$ within its limits. Similar to $L$, the value of $C_1$ is found by optimization considering the given voltage and power ranges and a minimum number of $N_{on,\min}$ phases in operation.

Afterward, the inductor and capacitor volumes are determined as well as the miscellaneous losses

$$ P_{\text{misc}} = P_{\text{ind}} + P_{\text{aux}} $$

(4)

in the inductor $L$ and the auxiliary circuits neglecting the losses in the capacitors $C_1$ and $C_2$, whereas the same models (cf. section IV and section III) for both topologies guarantee a fair comparison. The efficiency requirement $\eta_{\text{req}}$ and $P_{\text{misc}}$ limit the permitted semiconductor losses $P_{\text{semi}} = P_{\text{co}} + P_{\text{sw}}$ of the converter phase:

$$ P_{\text{semi}} = \left( \frac{1}{\eta_{\text{req}}} - 1 \right) P_L - P_{\text{misc}}. $$

(5)

Knowing $P_{\text{semi}}$, an optimization of the chip size size of each switch or diode of the converter is carried out to satisfy the efficiency requirement. Finally, the volume of the cooling system and the auxiliary volumes for gate drivers, controller and measurement circuits are estimated and the overall converter volume is calculated.

<table>
<thead>
<tr>
<th>TABLE II</th>
<th>Optimizer Constraints</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
<td>Value</td>
</tr>
<tr>
<td>Converter Topology</td>
<td>A or B</td>
</tr>
<tr>
<td>Switching frequency $f_{sw}$</td>
<td>10 kHz .. 250 kHz</td>
</tr>
<tr>
<td>Number of phases $N$</td>
<td>1 .. 20</td>
</tr>
<tr>
<td>Minimum phases active $N_{on,\min}$</td>
<td>2</td>
</tr>
<tr>
<td>Inductor type</td>
<td>cf. section III</td>
</tr>
<tr>
<td>Capacitor type</td>
<td>cf. section IV</td>
</tr>
<tr>
<td>Maximum junction temperature $T_{j,max}$</td>
<td>150°C</td>
</tr>
<tr>
<td>Cooling concept</td>
<td>liquid cooler @ $T_s = 80$°C</td>
</tr>
</tbody>
</table>

### III. Inductor Model

To keep the optimization simple and applicable over a wide range of inductance $L$ and switching frequency, a standard design approach for an inductor built of an air-gapped ferrite E-core is chosen that relies on the area product

$$ A_w A_c = \frac{L I_L I_{L,\text{rms}}}{k_w J_{\text{rms}} B} $$

(6)

to give an indication on the required core size [7]. A Litz wire winding and the Epcos N87 ferrite material ensure an adequate HF loss behavior throughout the entire considered switching frequency range. In (6) $I_L$ and $I_{L,\text{rms}}$ are the peak and RMS values of the inductor current $i_L(t)$, $A_c$ the core cross section and a copper fill factor of $k_w = 0.44$, a peak induction of $B = 300$ mT, a maximum current density $J_{\text{rms}} = 500$ A/cm² in the window area $A_w$ and a operation temperature of $T_{\text{ind}} = 100$°C are assumed.

#### A. Inductor Volume

The inductor volume $V_L$ can be expressed in dependence of the area product and is given by

$$ V_L = k_L (A_w A_c)^{3/4}, $$

(7)

whereas a value of

$$ k_L = 4 \left( \sqrt{\frac{1}{\eta_{\text{req}}}} + \sqrt{\frac{1}{\eta_{\text{req}}}} \right), $$

(8)

is found when the overall inductor volume including the E-core and winding volume is expressed as a functions of $A_w$ and $A_c$. The area quotient $q_A = A_w/A_c = 1.362$ for a minimum inductor volume results from an analytical optimization, which is not shown for the sake of brevity. Then, $V_L$ can be expressed as a function of the energy stored in the inductor:

$$ V_L = 438 \text{ cm}^3 \cdot \left( \frac{L I_L I_{L,\text{rms}}}{1 \text{ Ws}} \right)^{3/4} $$

(9)

#### B. Inductor Losses

The inductor losses $P_{\text{ind}}$ include Skin losses $P_{sk}$ and Proximity losses $P_{pr}$ of the winding and the core losses $P_c$:

$$ P_{\text{ind}} = P_{sk} + P_{pr} + P_c $$

(10)

The skin losses for a Litz wire winding with diameter $d$ and $N_S$ straights are given by

$$ P_{sk} = N_S R_{DC} F_R \left( \frac{i_L}{N_S} \right)^2 $$

(11)

![Fig. 3. Flow chart of the optimization algorithm.](image-url)
and the losses due to internal Proximity effect and the external magnetic field \( H_c \) are given by

\[
P_{pr} = N_S R_{DC} G_R \left( H_c^2 + \frac{i_L^2}{2\pi^2 d_c^2} \right)
\]

where \( R_{DC} \) is the dc resistance of the winding and \( F_R \) and \( G_R \) are factors that model geometry and frequency dependence of the losses and are given in [8].

Furthermore, for a given magnitude of induction \( \Delta B \) and known voltages \( U_{L,j} \) applied to the inductor \( L \) during the time intervals \( \Delta t_j \), the core losses \( P_c \) are calculated by

\[
P_c = k_c f_{sw} (\Delta B)^{\beta - \alpha} \sum_j \left| \frac{U_{L,j}}{N_{\text{turns}} A_c} \right|^\alpha (\Delta t_j)
\]

where

\[
k_c = \frac{k}{2^{\beta+1} \pi^{\alpha-1}} \left( 0.2761 + \frac{1.7061}{\alpha + 1.394} \right)
\]

is a constant depending on the Steinmetz Parameters \( k, \alpha, \beta \) of the magnetic material [9].

IV. CAPACITOR MODEL

A. Capacitor Volume

Film capacitors are preferred for \( C_1 \) and \( C_2 \) instead of ceramic capacitors or electrolyte capacitors, since the latter either show a strong dependence of the capacitance on the applied dc voltage and are prone to mechanical stress or are limited in lifetime. Therefore, with the fit function

\[
V_C = k_{C1} + k_{C2} C U_R
\]

the volume of Epcos high density B3277x MKP dc link capacitors is determined to

\[
V_C = 6.76 \text{ cm}^3 + 0.00206 \text{ cm}^3 / \text{A} \cdot C U_R,
\]

where \( U_R \) is the rated capacitor voltage. Fig. 4 approves a low error of the volume equation.

V. SEMICONDUCTOR MODEL

A. Semiconductor Losses

There are two different switch configurations to be modeled in terms of conduction, switching and gate losses \( P_{co} + P_{sw} + P_g = P_{\text{semi}} \), which are Silicon MOSFETs for topology A and Silicon IGCTs with anti-parallel SiC diodes for topology B. The \( P_{co} \) models discussed in the following are based on semiconductor parameters extracted from the datasheets of a IXYS IXFB82N60P MOSFET, a ST STGP30NC60W IGBT and a Cree CSD20060D SiC diode as a function of junction temperature \( T_j \), conducted current and applied voltage. In case of the MOSFET system the overall conduction losses of the four switches \( S_i \) are given by

\[
P_{co} = \sum_{i=1}^{4} r_{\text{DS,on}}(T_j, I_{S,i,\text{rms}}) I_{S,i,\text{rms}}^2
\]

where \( I_{S,i,\text{rms}} \) are the calculated switch RMS currents and \( r_{\text{DS,on}} \) is the temperature dependent drain-source resistance. On the other hand, in case of the IGBT system and depending on the mode of operation, the conduction losses are either generated by the IGBT or the diode \( D_t \) and are given by

\[
P_{co} = \sum_{i=1}^{4} \left( U_{\text{CEO}}(T_j) I_{S,i,\text{avg}} + r_{\text{CE}}(T_j) I_{S,i,\text{rms}}^2 + U_{\text{D0}}(T_j) I_{D,i,\text{avg}} + r_{\text{D}}(T_j) I_{D,i,\text{rms}}^2 \right),
\]

where \( U_{\text{CEO}}, r_{\text{CE}}, U_{\text{D0}} \) and \( r_{\text{D}} \) are the temperature dependent values of on-state forward voltage drop and differential resistance of IGBT and diode, respectively.

Since the switching losses cannot be extracted from the datasheets, these are measured when switching an inductive load with two switches in a half-bridge configuration for different voltages, load currents and junction temperature. In case of the Si IGBT, SiC diode combination the switching losses are calculated by \( P_{sw} = f_{sw} \cdot (E_{\text{on}} + E_{\text{off}}) \) whereas the switching energies \( E_{\text{on}} \) and \( E_{\text{off}} \) are fitted by

\[
E = (c_1 + c_2 \cdot U_{\text{CE}} + c_3 \cdot I_{\text{C}} + c_4 \cdot U_{\text{CE}}^2 + c_5 \cdot I_{\text{C}}^2 + c_6 \cdot U_{\text{CE}} I_{\text{C}}) \tag{19}
\]

and results of the measurements. The MOSFET switching losses \( P_{sw} = f_{sw} \cdot E_{sw} \) are determined by a fit of measurements with the polynom

\[
E_{sw} = U_{\text{D0}} \sum_{i=0}^{3} c_{i+1} \cdot I_{D_i}^2 + \sum_{i=0}^{3} c_{i+5} \cdot I_{D_i}^4. \tag{20}
\]

As a last semiconductor loss component, the gate driver losses \( P_g = f_{sw} \cdot Q U_{L_q} \) are calculated. To take the influence of the chip size \( A_{\text{die}} \) on the three loss components into account, these are scaled relative to the chip size \( A_{\text{ref}} \) of the reference devices.
B. Semiconductor Costs and Volume

Another important property are the semiconductor costs, which are approximately proportional to the chip size $A_{\text{die}}$. To determine a specific costs per mm$^2$ chip area, the distributor prices and die sizes of multiple 600V MOSFETs, IGBTs and SiC diodes have been evaluated. The specific costs are shown in Fig. 5 and yield the average costs listed in Table III.

Similar to costs, also the semiconductor volume $V_{\text{semi}} = k_{\text{semi}} \cdot A_{\text{die}}$ is approximated to be directly proportional to the chip size $A_{\text{die}}$ with the constant $k_{\text{semi}}$ extracted from the package dimensions of the IXYS IXM82N60P MOSFET.

VI. SEMICONDUCTOR CHIP SIZE OPTIMIZATION

The minimum required chip size $A_{\text{die}}$ is affected by the allowed semiconductor losses $P_{\text{semi}}(A_{\text{die}})$. On the other hand these losses must be low enough that the junction temperature

$$T_j = T_s + R_{\text{th,js}} P_{\text{semi}}$$

(21)
does not exceed its limits for a given heatsink temperature $T_s$ and the chip area dependent thermal resistance that is approximated by

$$R_{\text{th,js}} = 23.94 \text{ K/W} \cdot \left( \frac{A_{\text{die}}}{\text{mm}^2} \right)^{-0.88}$$

(22)
as proposed in [10]. A maximum junction temperature of $T_{j,\text{max}} = 150^\circ\text{C}$ for both Si and SiC devices is assumed due to aspects of reliability. Furthermore, the thermal capacitances are neglected since a optimization for continuous operation instead of a mission profile based optimization is aimed for reasons of simplicity in a first step. On the other hand, it might be necessary to deploy larger chip sizes than required for thermal stability to fulfill the efficiency target $\eta_{\text{req}}$. Both aspects are considered in the implementation of the chip size optimization algorithm depicted in Fig. 6.

The chip sizes $A_{\text{die}}$ of the switches $S_i$ and/or the diodes $D_i$ are initialized with a fraction of their actual required values. Then the semiconductor losses $P_{\text{semi}}(O)$ and the junction temperature $T_j(S_i, O)$ is calculated for multiple operation points $O$ (different voltage transfer ratio $U_1/U_2$ and power $P_n$, 16 in total). The chip size of those of the switches or diodes with $T_j > T_{j,\text{max}}$ is incremented by a factor $k_A = A_{\text{die}}/A_{\text{die}} = 1.25\%$ until the junction temperature of each device and operation point remains below $T_{j,\text{max}}$.

In a second iteration loop the chip sizes are optimized for efficiency. Thereto, the efficiency

$$\eta(O) = \frac{P(O)}{P(O) + P_{\text{semi}}(O) + P_{\text{misc}}(O)}$$

(23)

for each operation point $O$ is checked against the requirement $\eta_{\text{req}}$, whereas the optimization procedure finishes when $\forall \eta(O) \geq \eta_{\text{req}}$. Otherwise the efficiency gradient

$$\nabla \eta(O) = \sum_O \Delta \eta(O) = \sum_O \eta(O, A_{\text{die}}') - \eta(O, A_{\text{die}})$$

(24)
is calculated. For a $\nabla \eta(O) < 0$ no further improvement of the average efficiency $\eta$ is achievable by an area increment and the solver exits discarding the converter design out of specification.
VII. OPTIMIZATION RESULTS

Additionally to the component models given in section III to section V, the volume of the cooling system $V_{v}$ and the auxiliary losses $P_{aux}$ are taken into account to calculate the overall power density $\rho_p$. These numbers are found by comparison with a converter already realized in hardware that is shown in Fig. 7. In the optimization results the mark indicates the numbers of the converter depicted in Fig. 7. It should be noted that this system shows a reduced power density because additional differential mode filter inductors and an inductor built of planar cores instead of an E-core are utilized.

The results of the power density optimization are depicted in Fig. 9 for topology A and in Fig. 10 for topology B, respectively for all valid converter designs ($\eta \geq \eta_{eq}$ = 95\%) and the switching frequency in a 10 kHz grid. A maximum power density of 47.9 kW/l is expected for topology A at $N = 4$ and $f_{sw} = 220$ kHz and a maximum power density of 45.9 kW/l for topology B at $N = 2$ and $f_{sw} = 250$ kHz.

Based on the optimization results for $\eta \geq \eta_{eq}$ = 95\% provided in Fig. 9 to Fig. 12 the two converter designs listed in table IV are suggested for a hardware realization. For topology A, the optimum phase count is $N = 4$ and a switching frequency of 150 kHz is sufficient to achieve a high power density of 47.3 kW/l. At the same switching frequency and the optimum phase count of $N = 2$, topology B shows a lower power density of 36.6 kW/l.

However, both topologies could either be designed for best power density $\rho_p$ or best efficiency $\eta$, depending on the application requirement. The maximum average efficiency (average converter efficiency of 16 operating points $O$ including part load and full load conditions) is calculated based on the provided loss models and the chip size optimization algorithm given in section VI with an efficiency target of 100\% and is given in Fig. 11 and Fig. 12. With the soft-switching topology A, the efficiency drops linearly with increasing switching frequency, mainly due to the high frequency losses in the inductor but also due to a small share of switching losses that cannot be avoided even with a ZVS mode of operation. For the hard-switching SiC topology B, there exists an optimum switching frequency of approximately 60 kHz. Below that frequency the inductor conduction losses are reason for the efficiency to drop, since the required inductance increases and therefore also the winding losses. As can be seen from the $\eta$-$\rho_p$-pareto-front depicted in Fig. 13 and Fig. 14, with both topologies ultra-compact converter realizations with a promising $\rho_p$ in the range of 48 kW/l and a comparable

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Topology A</th>
<th>Topology B</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductance $L$</td>
<td>2.1 µH</td>
<td>60.0 µH</td>
</tr>
<tr>
<td>Inductor Peak Current $\dot{I}_L$</td>
<td>202 A</td>
<td>125 A</td>
</tr>
<tr>
<td>Capacitor $C_1, C_2$</td>
<td>6.13 µF</td>
<td>26.0 µF</td>
</tr>
<tr>
<td>Total Volume</td>
<td>0.37 l</td>
<td>0.94 l</td>
</tr>
<tr>
<td>Chip Size $S_1, S_3$ (each)</td>
<td>1940 mm$^2$</td>
<td>214 mm$^2$</td>
</tr>
<tr>
<td>Chip Size $S_4, S_4$ (each)</td>
<td>785 mm$^2$</td>
<td>164 mm$^2$</td>
</tr>
<tr>
<td>Chip Size $D_1, D_3$ (each)</td>
<td>-</td>
<td>115 mm2</td>
</tr>
<tr>
<td>Chip Size $D_2, D_4$ (each)</td>
<td>-</td>
<td>80 mm2</td>
</tr>
<tr>
<td>Max. junction temperature</td>
<td>95.5 °C</td>
<td>150 °C</td>
</tr>
</tbody>
</table>

TABLE IV
REFERENCE DESIGNS

Converter Properties

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Topology A</th>
<th>Topology B</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switching frequency $f_{sw}$</td>
<td>150 kHz</td>
<td>150 kHz</td>
</tr>
<tr>
<td>Number of phases $N$</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>Total Capacitor Energy</td>
<td>4.9 Ws</td>
<td>10.5 Ws</td>
</tr>
<tr>
<td>Total Inductor Energy</td>
<td>0.17 Ws</td>
<td>0.94 Ws</td>
</tr>
<tr>
<td>Semiconductor Costs</td>
<td>$2196</td>
<td>$1083</td>
</tr>
<tr>
<td>Total Volume</td>
<td>1.48 l</td>
<td>1.88 l</td>
</tr>
<tr>
<td>Power Density $\rho_p$</td>
<td>47.3 kW/l</td>
<td>36.6 kW/l</td>
</tr>
<tr>
<td>Average Efficiency $\eta_{avg}$</td>
<td>96.6%</td>
<td>97.8%</td>
</tr>
</tbody>
</table>
maximum average efficiency greater than 98.5% are expected.

The converter data listed in table IV, however, indicates that the ZVS topology A requires a 9.5 times larger total chip area. Thus, in spite of the 12 times higher specific costs for SiC diodes compared to the Si MOSFETs, the total semiconductor costs of topology A are approximately two times higher. On the other hand, topology A has the advantage of a 5.5 times lower total energy stored in the inductors $L$ resulting in lower costs for these inductors. Furthermore, due to the lower inductance value, higher system dynamics are achievable with topology A. The characteristics of the two topologies are summarized and visualized comparative in Fig. 8.

VIII. CONCLUSION

In this paper a multi-objective power density optimization algorithm for dc-dc converters that includes an secondary optimizer to determine the required chip size of the semiconductors is proposed and applied to find the optimum converter designs of two different non-isolated bi-directional multi-phase converter concepts applicable to interconnect the high voltage battery of a HEV of FCV to the dc link. Furthermore, the volume, losses and costs models of the converter components such as inductors, capacitors and semiconductors that provide the basis of the optimization are given in the form of comprehensive analytical models.

It is found as a result of the optimization that for both the soft-switching converter topology built with Silicon MOSFETs and the hard-switched topology built with Silicon IGBTs and Silicon Carbide diodes, the efficiency target of $\eta > 95\%$ for $P > 0.1P_{\text{max}}$ is met and ultra-compact designs with a power density of approximately 48 kW/l could be realized. A comparison of semiconductor chip costs identifies the hard-switched system to be more cost-efficient in spite the application of Silicon Carbide devices, as the chip size required for the soft-switching topology to keep the conduction losses low is significantly higher.
Fig. 11. Efficiency optimization results for topology A built with Silicon MOSFETs and ZVS operation. The red mark indicates the characteristics of the realized hardware depicted in Fig. 7.

Fig. 12. Efficiency optimization results for topology B built with Silicon IGBTs and anti-parallel SiC diodes.

Fig. 13. \(\eta-\rho_p\)-pareto-front for topology A built with Silicon MOSFETs and ZVS operation. The red mark indicates the characteristics of the realized hardware depicted in Fig. 7.

Fig. 14. \(\eta-\rho_p\)-pareto-front for topology B built with Silicon IGBTs and anti-parallel SiC diodes.

REFERENCES


