Analysis of the Trade-Off Between Input Current Quality and Efficiency of High Switching Frequency PWM Rectifiers

M. Hartmann and J. W. Kolar
Power Electronic Systems Laboratory, Swiss Federal Institute of Technology
Zurich, Switzerland; Email: hartmann@lem.ee.ethz.ch

Abstract—Due to their basic physical properties, power MOSFETs exhibit an output capacitance $C_{oss}$ that is dependent on the drain-source voltage. This (nonlinear) parasitic capacitance has to be charged at turn-off of the MOSFET by the drain-source current in rectifier applications which yields input current distortions. As a detailed analysis shows, the nonlinear behavior of this capacitance is even more pronounced for modern super junction MOSFET devices. Whereas $C_{oss}$ increases with increasing chip area the on-state resistance of the MOSFET decreases accordingly. Hence, a trade-off between efficiency and input current distortions exists. A detailed analysis of this effect considering different semiconductor technologies is given in this work and a Pareto curve in the THD space is drawn which clearly highlights this relationship.

Index Terms—Input current quality, Efficiency, Super junction, High frequency power converters.

I. INTRODUCTION

Driven from new applications fields, e.g. power electronics in aircraft [1] modern rectifier systems have to satisfy increased requirements concerning efficiency, weight and compactness. Furthermore, they will have to comply with upcoming standards containing rigorous input current harmonic limits. Active PWM-rectifiers with low total harmonic distortion (THD) of the input current and high power factor are required. Active three-phase rectifiers typically show a large high-frequency noise level and passive low-pass filters have to be used to reduce conducted emissions (CE). These passive elements together with the boost inductance occupy a relative large portion of system volume (approx. 30\%) and their size can only be reduced by increasing the switching frequency [2].

As presented in [3], the three-phase/level rectifier topology shown in Fig. 1 emerged as an ideal topology for a high power density unity power factor rectifier. Due to its reduced semiconductor voltage stress, high efficiency MOSFETs with a blocking voltage of 600 V can be applied even for a grid voltage of $V_N = 230\,V$ and an output voltage of $V_o = 800\,V_{DC}$. In order to achieve a high system efficiency conduction losses as well as switching losses have to be reduced. The on-state resistance of high-voltage (HV) MOSFETs ($V_{BR,SS} = 600\,V$) is dominated by the drift region resistance and it is well known that this resistance is intrinsically dependent on the break-down voltage $V_{BR,SS}$ of the device

$$R_{DS,on} \propto V_{BR,SS}^{2.4-2.7}$$  \hspace{1cm} (1)

(cf., [4]). Super junction (SJ) devices, e.g. CoolMOS [5], break with this rule and achieve much lower area specific on-state resistances [6]. Switching losses are often dominant for high-frequency (hard) switched converters. In order to limit switching losses, the switching speed must be increased if the converters’ switching frequency is raised. The switching speed is determined mainly by parasitic elements of the power devices (MOSFETs and diodes) and by the wiring. Hence, the parasitic capacitances of the MOSFET mainly influence the system behavior and efficiency [7]. In respect of losses a more meaningful Figure Of Merit (FOM)

$$FOM = \frac{1}{R_{DS,on} E_{400V}}$$  \hspace{1cm} (2)

can be defined, where $R_{DS,on}$ is the MOSFETs on-state resistance and $E_{400V}$ is the stored energy in the MOSFETs output capacitance ($C_{oss}$) at $V_{DS} = 400\,V$. Modern SJ devices exhibit smaller output capacitances (at $V_{DS} = 400\,V$) than standard HV-MOSFETs and are therefore ideally suited for hard-switched high-frequency rectifier systems. The MOSFETs output capacitance is proportional to the chip area $A_{Chip}$ and shows a strong nonlinear dependency on the applied drain-source voltage. For typical SJ devices this capacitance rises from a few 100 pF to over 10 nF for low-blocking voltage levels. As reported in [8] this effect causes long delay times at turn-off of the device which results in significant current distortions at lower current levels. This effect is even more distinctive if higher switching frequencies
are used or if a device with a large chip area is applied. This is in basic contradiction to the requirement of low conduction losses (low $R_{DS, on}$). A trade-off between efficiency and input current quality has to be accepted at selection of the switches.

In section II and III the origin and impact of this input current distortions are analyzed in detail, and in section V the power losses of the rectifier system are calculated. Based on these results a $\eta$-THD Pareto Front is derived in section VI which clearly illustrates the trade-off between efficiency and input current quality. More information about the Pareto Front concept can be found in [9].

II. SWITCHING MODEL OF A POWER MOSFET

In Fig. 2 the structure of a “conventional” high-voltage MOSFET is shown together with the structure of a SJ device. For HV-MOSFETs a low-doped $n^−$ drift-zone (resulting in a wide depletion zone at blocking of the device) is used to achieve the required breakdown voltage. The degree of doping and the length of this $n^−$ layer is therefore dependent on the breakdown voltage and as the full drain-source current has to flow through this layer also the on-state resistance of the device depends on the breakdown voltage which finally results in the relation given in (1). As also depicted in Fig. 2(a) the structure of a HV-MOSFET results in a triangular electrical field distribution.

In order to further improve the on-state resistance of high voltage MOSFETs SJ devices have been introduced [5]. SJ devices are based on the idea of charge-balancing between alternating $n$- and $p$-regions during the blocking state. As apparent in Fig. 2(b) $p$-pillars are inserted which range deep into the $n^−$ layer. The additional charge of the higher doped n-layer (used to reduce the on-state resistance) is balanced by the $p$-doped regions and this yields a lateral electrical field component. If a blocking voltage is applied to the device the space charge region initially grows laterally along the $p$-n junction and at a relative low blocking voltage, e.g. 50V, the full area is depleted. In order to further increase the blocking voltage the depleted region acts like a pin-structure and only the vertical electrical field component is increased for higher blocking voltages resulting in an almost rectangular electrical field distribution. The SJ-structure has been analyzed in detail in [10] and the calculation shows, that the on-state resistance is only linearly dependent on the breakdown voltage

$$R_{DS, on,SJ} \propto V_{BR,SS}.$$  

(3)

The operating principle of SJ devices is based on a perfect charge compensation in the $n^−$ and $p$-pillars and as it is shown in [11] a charge imbalance would yield a reduced breakdown voltage $V_{BR,SS}$. The fabrication of mostly charge compensated $n^−$ and $p$-pillars is hence the key to enable this technology. Detailed information on the device physics, realization issues and behavior of SJ devices can be found in [12]-[14].

In Fig. 3(a), a simplified equivalent circuit of a power MOSFET is shown which is valid for frequencies up to several MHz. The capacitances $C_{GS}, C_{GD}$ and $C_{DS}$ are actually distributed over the whole surface area of the device and are lumped to these single capacitors. In addition, the parasitic inductance of the source lead $L_S$ is depicted. High $di/dt$ rates of the drain-source current induce a voltage that reduces the effective gate voltage in terms of a negative feedback. This parasitic inductance has a major impact on switching losses and its impact can only be reduced by increasing the gate-voltage. Whereas $C_{GS}$ shows only minor variations with applied $V_{DS}$ the capacitances $C_{GD}$ and $C_{DS}$ are strongly dependent on $V_{DS}$.

If a blocking voltage is applied to a HV-MOSFET a space charge region grows into the epi-layer $n^−$ and this junction-depletion capacitance is modeled by the capacitance $C_{JSS}$. It is directly proportional to the chip area $A_{Chip}$ and shows for HV-MOSFETs the relation

$$C_{DS} \approx A_{Chip} \cdot C_{DS} \cdot \frac{1}{\sqrt{V_{DS}}}.$$  

(4)
In SJ MOSFETs, the space charge region starts to grow along the p-n junctions of the inserted p-stripes if a blocking voltage is applied to the device which yields to a drastically increased internal surface of the p-n junction [16]. Consequently, the voltage dependence of the gate-drain capacitance $C_{GD}$ is very similar to $C_{DS}$ even if it is not a junction-depletion capacitance but this is not discussed further here for the sake of brevity.

Fig. 3(b) shows the measured output capacitance per chip area $C_{oss} = C_{DS} + C_{GD}$ of a “conventional” HV-MOSFET (IRFP27N60) compared to the output capacitance of SJ devices of different manufacturers. The behavior given in (4) is obvious for the HV-MOSFET.

In SJ MOSFETs, the space charge region starts to grow along the p-n junctions of the inserted p-stripes if a blocking voltage is applied to the device which yields to a drastically increased internal surface of the p-n junction [16]. Consequently, $C_{oss}$ is very large at low $V_{DS}$ and (4) is not valid for these devices. At a relative low blocking voltage ($\approx 50$ V) the depletion layers of the p-junctions merge and at this point $C_{oss}$ decreases abruptly. According to Fig. 3(b) all SJ-devices show this effect and the devices from different manufacturers only differ in the drain-source voltage where this abrupt decrease occurs.

In Fig. 4 the measured output capacitances $C_{oss}$ of a SJ device (IPP60R099CP) and a HV-MOSFET (IRFP27N60) are plotted together with the output capacitance of a 1200 V/30 A normally-off SiC-JFET device (SJE120R063). Specific parameter of the devices are listed in TABLE I. The small chip area required for the SJ device yields to a small $C_{oss}$ at $V_{DS} = 300$ V. Because of the large chip area, the HV-MOSFET shows a higher $C_{oss}$ at $V_{DS} = 300$ V but its capacitance only rises according to (4) and is much smaller than the $C_{oss}$ of the SJ device for $V_{DS} < 50$ V. In comparison to the devices based on the Si-technology, the SiC JFET requires the smallest chip-area but shows the largest $C_{oss}$ at 300 V. However, only a rather small rise can be observed at smaller drain-source voltages.

### TABLE I: Parameters of the MOSFETs used for benchmarking.

<table>
<thead>
<tr>
<th>Device</th>
<th>$V_{BR,SS}$ (V)</th>
<th>$A_{Chip}$ (mm$^2$)</th>
<th>$C_{oss}^*(300$ V) (nF/mm$^2$)</th>
<th>$R_{DS,on}(25$ C) (Ω mm$^2$)</th>
<th>($R_{DS,off}E_{400V})^{-1}$ (Ω μF)$^{-1}$</th>
<th>$Q_{G}^*(15$ V) (nC/mm$^2$)</th>
<th>$E_{400V}$ (400 V)</th>
<th>$Q_{G}$ (15 V) (μF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IPP60R099CP</td>
<td>650</td>
<td>30</td>
<td>2.4</td>
<td>2.7</td>
<td>0.97</td>
<td>2.8</td>
<td>2.5</td>
<td>11.5</td>
</tr>
<tr>
<td>IRFP27N60</td>
<td>600</td>
<td>59</td>
<td>2</td>
<td>10.6</td>
<td>0.44</td>
<td>3.0</td>
<td>12.5</td>
<td></td>
</tr>
<tr>
<td>STW42N50M5</td>
<td>650</td>
<td>33</td>
<td>2.9</td>
<td>2.6</td>
<td>1.58</td>
<td>4.3</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>FCA22N60</td>
<td>600</td>
<td>19.5</td>
<td>2.45</td>
<td>3.2</td>
<td>0.81</td>
<td>3.89</td>
<td>7.5</td>
<td></td>
</tr>
<tr>
<td>SiC JFET</td>
<td>1200</td>
<td>8</td>
<td>12.5</td>
<td>0.36</td>
<td>2.26</td>
<td>7.5$^{1)}$</td>
<td>4.9</td>
<td></td>
</tr>
</tbody>
</table>

1) $V_{gate} = 2.5$ V.

### Fig. 5

(a) Measured inductive turn-off switching characteristic of the SJ device IPP60R099CP at a drain current of 1.3 A and (b) measured chip area dependent turn-off delay of the CoolMOS CP-series and the HV-MOSFET IRFP-type as a function of $I_{DS}$.

### A. Turn-off delay of MOSFET

In PFC-applications $C_{oss}$ has to be charged by the input current at turn-off of the MOSFET and the voltage-rise of $V_{DS}$ is therefore dependent on the input current. Fig. 5(a) shows the measured turn-off behavior of the MOSFET IPP60R099CP for an input current of 1.3 A. The total turn-off delay can be separated in a pure delay time $t_d$, where the dramatically increased $C_{oss}$ for $V_{DS} < 50$ V is charged, and in a rise time $t_r$. This current dependent turn-off delay distorts the intended pulse pattern in terms of extended on-times and its influence rises with increased switching frequency. The drain source current dependent turn-off delays of several SJ devices of the CoolMOS CP-series (Infineon Inc., e.g. IPP60R099CP) and HV-MOSFETs (Vishay Siliconix Inc., e.g. IRFP27N60) show the measured turn-off behavior of the MOSFET IPP60R099CP at a drain current of 1.3 A and (b) measured chip area dependent turn-off delay of the CoolMOS CP-series and the HV-MOSFET IRFP-type as a function of $I_{DS}$.
TABLE II: Parameters used to approximate the turn-off delays by (5).

<table>
<thead>
<tr>
<th>Semiconductor family</th>
<th>delay*</th>
<th>α</th>
</tr>
</thead>
<tbody>
<tr>
<td>CoolMOS CP-series</td>
<td>9.49 ns/mm²</td>
<td>-0.67</td>
</tr>
<tr>
<td>IPP60R099CP</td>
<td>284 ns ($I_{DS}$)⁻⁰.⁶⁷</td>
<td></td>
</tr>
<tr>
<td>HV-MOSFET IRFP-type</td>
<td>3.64 ns/mm²</td>
<td>-0.54</td>
</tr>
<tr>
<td>IRFP27N60</td>
<td>214 ns ($I_{DS}$)⁻⁰.⁵⁴</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 6: Required duty cycle of phase $L_1$ (switch $S_1$) and effective duty cycle because of the turn-off delay of the MOSFET for a switching frequency of 1 MHz and $P_o = 5$ kW.

e.g. IRFP27N60) have been measured. Using the specific chip areas of the devices (cf., TABLE I) the chip area specific turn-off delays of the two semiconductor families can be calculated. The results are plotted in Fig. 5(b). In general, the SJ-devices show a higher chip-area specific turn-off delay than the HV-MOSFET devices. In addition, the SJ-devices show a comparatively pronounced increase of turn-off delay because of the turn-off delay of the MOSFET (cf., Fig. 5(b)). Note, that the duty cycle is limited to 1 (MOSFET is permanently on). In Fig. 6 the required duty cycle (Ref.) for an output power of $P_o = 5$ kW of switch $S_1$ is plotted in conjunction with the grid voltages. As a unity power factor shall be achieved by the rectifier system, the input currents are assumed to be in phase with the input voltages and are therefore not shown. The required duty cycle is compared to the resulting duty cycle considering the turn-off delay for the SJ device IPP60R099CP and additionally the error is depicted. The biggest deviations can be observed in the vicinity of the phase-voltage zero-crossings where the duty cycle is near 100%. It is also apparent, that small duty cycles (turn-on times smaller than the turn-off delay) can not be realized. Of course, a duty cycle of zero (MOSFET is permanently OFF) can be achieved but this point of discontinuity is not shown in Fig. 6.

Subsequently, the measured delays given in Fig. 5 are used in a computer simulation to determine the resulting input current distortions. This is not easily possible in an analytical manner as the current controller is partially able to compensate this error. The current controller is designed according to [17] and for evaluation of the input current distortions the THD-value of the input current is calculated. The results of this calculation for a switching frequency of 1 MHz ($V_N = 230$ V, $V_o = 800$ V) are plotted in Fig. 7. A curve fitting is used to approximate the delays for further calculations and the corresponding functions for the two semiconductor families are also given. Consistent with Fig. 5 the HV-MOSFET shows a better chip area dependent input current quality. This calculation can easily be repeated for systems with other switching frequencies (e.g. 250 kHz).

![Fig. 7: Simulated THD of the input currents as a function of chip area for a 10kW rectifier system with a switching frequency of 1 MHz ($f_N = 50$ Hz, $V_N = 230$ V, $V_o = 800$ V).](image)

III. EVALUATION OF INPUT CURRENT DISTORTIONS

In the following the effects of this duty cycle distortion will be analyzed. The required duty cycle $d_i$ of phase number $i$ of the intended rectifier system is given by

$$d_i = 1 - \frac{V_N}{V_o/2} \sin \left( \frac{2\pi}{3}(i - 1) \right)$$

where for the sake of simplicity a possible third-harmonic injection used to increase the input voltage range at a given output voltage level is not included. This duty cycle is calculated by the controller and the generated pulse patterns of (6) are, dependent on the input current enlarged by the turn-off delay of the MOSFET (cf., Fig. 5(b)). Note, that the duty cycle is limited to 1 (MOSFET is permanently on). In Fig. 6 the required duty cycle (Ref.) for an output power of $P_o = 5$ kW of switch $S_1$ is plotted in conjunction with the grid voltages. As a unity power factor shall be achieved by the rectifier system, the input currents are assumed to be in phase with the input voltages and are therefore not shown. The required duty cycle is compared to the resulting duty cycle considering the turn-off delay for the SJ device IPP60R099CP and additionally the error is depicted. The biggest deviations can be observed in the vicinity of the phase-voltage zero-crossings where the duty cycle is near 100%. It is also apparent, that small duty cycles (turn-on times smaller than the turn-off delay) can not be realized. Of course, a duty cycle of zero (MOSFET is permanently OFF) can be achieved but this point of discontinuity is not shown in Fig. 6.

Subsequently, the measured delays given in Fig. 5 are used in a computer simulation to determine the resulting input current distortions. This is not easily possible in an analytical manner as the current controller is partially able to compensate this error. The current controller is designed according to [17] and for evaluation of the input current distortions the THD-value of the input current is calculated. The results of this calculation for a switching frequency of 1 MHz ($V_N = 230$ V, $V_o = 800$ V, $P_o = 10$ kW) are plotted in Fig. 7. A curve fitting is used to approximate the delays for further calculations and the corresponding functions for the two semiconductor families are also given. Consistent with Fig. 5 the HV-MOSFET shows a better chip area dependent input current quality. This calculation can easily be repeated for systems with other switching frequencies (e.g. 250 kHz).

IV. FEED-FORWARD COMPENSATION OF THE DELAY

The input current distortions caused by the turn-off delay of the MOSFET can be reduced considerably, if a feed-forward compensation is implemented. Thereto, the input current dependent turn-off delay $d_{pre}$ given in (5) can be added to the current controller output $d_{1,contr}$ in terms of a precontrol signal

$$d_{1,contr} = d_i + d_{pre}$$
As a next step the power losses of the rectifier system have to be calculated. In general, the power losses of a MOSFET $P_{\text{semi}}$ can be divided into switching losses $P_{\text{sw}}$ and conduction losses $P_{\text{con}}$

\[ P_{\text{semi}} = P_{\text{sw}} + P_{\text{con}}. \]  

Although the conduction losses can be calculated using the on-state resistance $R_{\text{DS(on)}}$ of the MOSFET, the determination of the switching losses is a more complex task. If the MOSFET turns on/off the inductive current has to commutate between the free-wheeling diode and the MOSFET. In consequence the diode and possible stray elements (stray inductances/capacitances of the wiring) have to be included in this calculation. Several research groups developed models for switching loss calculation [18]-[19] but, however, the most accurate approach is to measure the switching losses of the MOSFET diode combination. Due to the intended switching frequency of 1 MHz the SiC diode IDT10S60 has been selected. It is well known that SiC-diodes show no reverse recovery current and that a capacitive displacement current flows if a blocking voltage is applied.

Switching losses are usually separated into turn-on losses and turn-off losses. Turn-on losses can be determined by a voltage/current measurement according to [20]. At turn-off of the device the nonlinear capacitance $C_{\text{oss}}$ is charged by $I_{\text{DS}}$ and therefore causes no losses. However, according to [21], the energy stored in $C_{\text{oss}}$ considerably contributes to the switching losses because $C_{\text{oss}}$ has to be discharged at turn-on through the channel of the MOSFET. These losses are not covered by the switching loss measurement but can be calculated using the stored energy $E_{400V}$ given in TABLE I.

A boost-type test circuit has been used to determine the turn-on losses. In order to give a fair comparison of different semiconductors the switching transients ($v_{\text{DS}}$ and $i_{\text{DS}}$) of the SJ device IPP60R099CP are used as reference. The gate-resistors are modified until the switching transients approximately match with the reference and then the devices will show approximately equal turn-on losses (independent of the chip area). This is, however, only possible for devices showing approximately the same chip areas. The comparably fast switching transient reference for a device with a considerably larger chip area may not be achieved due to the internal gate-resistor of the MOSFET and the negative feedback behavior of the parasitic source inductance. In this work only MOSFET devices that are able to achieve the switching transient reference are considered. The measured turn-on switching loss energies as a function of $I_{\text{DS}}$ and the junction temperature ($\Delta T = T_{j} - 25 \, ^{\circ} \text{C}$) are given in Fig. 9.

For further loss calculations the measured turn-on switching energy curves can be fitted by

\[ E_{\text{on}}(\Delta T, I_{\text{DS}}) = (k_{0} + k_{1}I_{\text{DS}} + k_{2}I_{\text{DS}}^{2}) (1 + (\gamma I_{\text{DS}})\Delta T). \]  

As a comparison of different CoolMOS devices with diverse chip areas shows, the energy stored in $C_{\text{oss}}$ is also directly proportional to $A_{\text{Chip}}$ and under consideration of (9) the total switching losses can be calculated by

\[ P_{\text{sw}} = \frac{1}{T_{N}} \int_{0}^{T_{N}} f_{s} E_{\text{on}}(\Delta T, I_{\text{DS}}(t)) \, dt + f_{s} E_{400V} A_{\text{Chip}} \]  

where $T_{N}$ is the period of the mains current. Additionally, the required gate drive power $P_{g}$ can be expressed as a function

\[ P_{g} = \frac{1}{2} P_{\text{sw}}. \]
of the chip area

\[ P_G = Q^*_{\text{th,js}} A_{\text{chip}} V_{\text{GS}} f_s. \]  \hspace{1cm} (11)

In order to calculate the conduction losses of the MOSFET its on-state resistance has to be determined. The \( R_{\text{DSon}} \) is a function of the junction temperature \( T_j \) and the drain-source current and a curve fit on data sheet values results in

\[ R_{\text{DSon}}(\Delta T, I_{DS}) = \frac{R^*_{\text{DSon,25}}}{A_{\text{chip}}} (1 + \alpha_1 \Delta T + \alpha_2 \Delta T^2) \]

\[ + (1 + \beta_1 I_{DS} + \beta_2 I_{DS}^2) \]

where \( R^*_{\text{DSon,25}} \) is the chip area dependent on-state resistance at \( T_j = 25^\circ \text{C} \) and \( I_{DS} = 0 \). Hence, the conduction losses

\[ P_{\text{con}} = \frac{1}{T_{\text{p}}} \int_0^{T_{\text{p}}} R_{\text{DS,on}}(\Delta T, I_{DS}) I_{DS}(t) dt \]  \hspace{1cm} (13)

have to be calculated by integration over one mains period because (12) is nonlinear. The total MOSFET losses can be calculated by use of (8).

Both (9) and (12) require the junction temperature

\[ T_j = T_s + R^*_{\text{th,js}} A_{\text{chip}} P_{\text{semi}} \]

which is a function of the chip area dependent thermal interface (expressed by \( R^*_{\text{th,js}} \)) to the heat sink (heat sink temperature \( T_s \) and of the total semiconductor losses. Hence, (10) and (13) have to be solved iteratively by application of (8) and (14). In [22] a chip area dependent thermal resistance \( R^*_{\text{th,js}} \) is proposed where the whole chip is realized on a single power module using an \( \text{Al}_2\text{O}_3 \) DCB ceramic substrate. However, for the application at hand discrete semiconductors using the TO220 or TO247 housings shall be applied. Several devices have therefore been examined and if a thermal isolation sheet is also considered a chip area dependent thermal resistance of

\[ R^*_{\text{th,js}} = 8.5 \text{K/W} \left( \frac{A_{\text{chip}}}{\text{mm}^2} \right)^{-0.64} \]  \hspace{1cm} (15)

can be approximated for semiconductors in the TO220 and TO247 case.

By use of (8)-(15) the chip area dependent power losses of SJ devices (CoolMOS-CP series) applied in the intended three-phase rectifier system (cf., Fig. 1) with a switching frequency of \( f_s = 1 \text{MHz} \) and an output power of \( P_o = 10 \text{kW} \) are calculated and the results are depicted in Fig. 10(a). It is obvious that for a switching frequency of 1 MHz the total semiconductor losses are dominated by switching losses. The total semiconductor losses show a minimum at \( A_{\text{chip}} \approx 27 \text{mm}^2 \) which would be the optimal chip area for the intended rectifier system. A result of Fig. 10(a) the SJ device IPP60R099CP is used in the realized prototype. As a next step total system losses must be calculated. Only the results of this calculation are included in this work for the sake of brevity. Details about loss calculation of the intended rectifier system can be found in [23]. The resulting system efficiency for a system employing SJ devices of the CoolMOS-CP series is given in Fig. 10(b) together with the efficiency of a system using HV-MOSFETs. Due to the very high switching frequency and, in consequence, the high switching losses only an efficiency of 94\% can be achieved if SJ devices are applied. The junction temperature of the SJ devices for a chip area below 25 mm\(^2\) (marked with a red dotted line) would rise above the limit of 150\^\circ\text{C} and a practical realization would therefore be inhibited because of the limited performance of the thermal interface. Due to the significant higher chip area dependent \( R^*_{\text{DSon}} \) of HV-MOSFET devices a larger chip area is required for realization and a maximum efficiency of 93.6\% is achievable. The chip area dependent energy \( E^*_{\text{100V}} \) stored in \( C_{\text{coss}} \) of the HV-MOSFET is smaller than \( E_{\text{400V}} \) of the SJ devices (cf., TABLE I) and hence a system employing HV-MOSFETs would show a higher efficiency compared to a system using SJ devices for \( A_{\text{chip}} > 60 \text{mm}^2 \). However, as a realization using SJ-devices would show a higher efficiency at a smaller chip size a realization using SJ devices is preferred for a
switching frequency of 1 MHz.

VI. $\eta$-THD PARETO FRONT

In section III the influence of the turn-off delay of the MOSFET on the input current quality has been evaluated (cf., Fig. 7). The result of this analysis is a curve showing the THD of the input currents as a function of the chip area. On the other hand the result of section V is an efficiency curve as a function of the chip area (cf., Fig. 10). The two results can be combined and the calculated system efficiency ($\eta$) can be plotted as a function of input current distortion ($\text{THD}_1$) where $A_{\text{Chip}}$ acts as a parameter. This results in a $\eta$-THD Pareto Front where the trade-off between efficiency and input current quality is clearly illustrated. The input current quality as well as the system efficiency are strongly dependent on the switching frequency. Thereby, for every selected switching frequency required to achieve an intended power density, an own $\eta$-THD Pareto Front can be drawn. Fig. 11(a) shows the resulting $\eta$-THD Pareto Front for a switching frequency of 1 MHz and an output power of 10 kW for the SJ devices (CoolMOS-CP) and HV-MOSFETs if the proposed pre-control signal is not used. The corresponding chip areas are marked in the two curves. A maximal efficiency of 94% can be achieved for CoolMOS-CP devices and a $\text{THD}_1$ of 3% can be read at this point. A better THD is inhibited by the thermal interface of the devices. On the contrary a classical HV-MOSFET shows a substantial better THD at same chip size but is not able to show its strength because of higher losses.

If the proposed pre-control signal is implemented the input current distortion can be mostly compensated which results in the Pareto Front given in Fig. 11(a). A deviation of 10% is assumed for the pre-control signal for simulation of the resulting THD. The THD stays below 2% for a system operating at 10 kW. However, if the system is operated at partial load (e.g. 5 kW) a considerably increased THD can be read.

VII. EXPERIMENTAL RESULTS

The calculation results are verified using a 10 kW rectifier system operating with a switching frequency of 1 MHz (cf., Fig. 12). The water cooled prototype shows the dimensions 195 mm x 110 mm x 33 mm which yields a remarkable power density of 14.1 kW/litre. A modern high-speed FPGA is used for implementation of the current controller [17]. The rectifier system employs the SJ device IPP60R099CP, which according to Fig. 11 shows an optimal chip area. The measured input current taken from the prototype system operated with the proposed pre-control signal is given in Fig. 13 where the measured efficiency is also depicted. Compared to the calculation results (Fig. 10(b)) the realized system shows a slightly reduced efficiency. The reason has been found in (additional) parasitic capacitances of the PCB-layout of the rectifier system which lead to higher switching losses. However, in order to be able to benchmark different semiconductor families the results of the switching loss measurements, where all measurements are taken on the same test setup, are used in section V. The rectifier prototype is operated using the feed-forward compensation signal as in practice an operation without this compensation signal would yield heavily distorted input currents at the zero crossings.

In order to verify the effectiveness of the proposed pre-control signal a 10 kW rectifier prototype with a switching frequency of 250 kHz is used instead of the rectifier system with $f_s = 1$ MHz. The measurement results of the rectifier system operating at $f_N = 400$ Hz and $P_o = 4.7$ kW with and without the pre-control signal are given in Fig. 14. Whereas the system without the pre-control shows significant input current distortions at the zero-crossings of the measured phase and at the zero-crossings of the two other phases (every 60°) input current quality is improved considerably if the pre-control is enabled. A $\text{THD}_1$ of only 3.4% is measured without the feed-forward signal and a $\text{THD}_1$ of 1% is achieved if the proposed pre-control signal is used. The measurement clearly illustrates that the turn-off delay yields...
significant input current distortions even at a "moderate" switching frequency of 250 kHz.

**VIII. Conclusion**

Because of the parasitic output capacitance $C_{oss}$ of the MOSFET the duty cycles generated from the controller are enlarged in relation to the input current. This yields substantial input current distortions. This effect is even more distinctive if SJ devices are used instead of classical HV-MOSFETs. However, SJ devices offer a considerably reduced on-state resistance which leads to reduced conduction losses. Due to the smaller chip area required to realize a specific $R_{DS(on)}$, SJ devices also show smaller switching losses. This relationship between efficiency and input current quality has been illustrated in a Pareto curve in the $\eta$-THD space. Indeed, SJ devices show higher input current distortions but a realization using HV-MOSFETs results in a considerably reduced efficiency compared to a realization using SJ devices. It has been shown that the input current distortions can be reduced significantly if a proper pre-control signal is applied. Hence, SJ devices are particularly suited for this type of rectifier if the proposed pre-control signal is applied.

---

**References**


