



Power Electronic Systems
Laboratory

© 2013 IEEE

Proceedings of the 28th Applied Power Electronics Conference and Exposition (APEC 2013), Long Beach, California, USA,
March 17-21, 2013

n-p Pareto Optimization of Bidirectional Half-Cycle Discontinuous-Conduction-Mode Series-Resonant DC/DC Converter with Fixed Voltage Transfer Ratio

J. Huber,
G. Ortiz,
F. Krismer,
N. Widmer,
J. W. Kolar

This material is published in order to provide access to research results of the Power Electronic Systems Laboratory / D-ITET / ETH Zurich. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the copyright holder. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

η - ρ Pareto Optimization of Bidirectional Half-Cycle Discontinuous-Conduction-Mode Series-Resonant DC/DC Converter with Fixed Voltage Transfer Ratio

Jonas Huber, Gabriel Ortiz, Florian Krismer, Nicolas Widmer, Johann W. Kolar
Power Electronic Systems Laboratory
ETH Zurich
Physikstrasse 3, 8092 Zurich, Switzerland
Email: huber@lem.ee.ethz.ch

Abstract—In solid-state-transformer technology, the isolation and power transfer between low voltage and medium voltage side is performed by a high power DC/DC converter. This DC/DC converter provides a defined ratio between input and output voltages, whereby, in order to reduce switching losses, zero-current-switching modulation schemes are often mandatory. The series-resonant-converter operated in half-cycle discontinuous-conduction-mode possesses all the aforementioned features, thus making it highly attractive for solid-state-transformer applications. For this reason, a comprehensive analytical model of the converter's static and dynamic behavior is provided in this paper. In addition, a method to model the switching losses under ZCS conditions, which is based on the behavior of the stored charge in the semiconductors, is presented. This enables an efficiency/power density (η - ρ) Pareto optimization of the aforementioned converter system.

I. INTRODUCTION

Solid-state transformers (SST) are envisioned as one of the key enabling technologies for future highly compact traction power conversion systems [1]–[3], renewable energy generation [4], [5], and smart grid implementations [6], [7]. SSTs are utilizing a high-power DC/DC converter to provide the required isolation and to link the medium voltage (MV) system to the low voltage (LV) side DC/AC converter [6]. Moreover, this DC/DC converter can be utilized to regulate the output voltage. In SST applications however, voltage regulation is not mandatory, whereby the DC/DC converter can be used to provide a fixed ratio between the MV and LV DC levels relying on the MV AC/DC and/or LV DC/AC converters to perform output voltage regulation. Because semiconductor devices with high voltage blocking capability are required on the MV side, IGBTs are often considered. In order to operate these semiconductors in the medium frequency (MF) range, zero-current-switching (ZCS) modulation schemes are highly desirable and very often mandatory in order to reduce the switching losses.

The half-cycle discontinuous-conduction-mode (DCM) series-resonant-converter (HC-DCM-SRC) comprises all the aforementioned desired features of DC/DC converters within SSTs: 1) isolation, 2) fixed LV to MV DC voltage transfer ratio and 3) ZCS of all semiconductor devices. This type of resonant converter has been analyzed in [8]–[10] for full-cycle DCM, i. e. with a full resonant-cycle flowing during one half of a switching cycle, and in [11], [12] for half-cycle DCM

operation, whereby an analytical description of the static and dynamic behavior in this operating mode has been presented in [13], [14] already in the early 90ies. Therefore, the HC-DCM-SRC is a well-known concept that now is regaining attention for high-power applications such as discussed here, but also for low-power applications, which benefit from isolation and fixed voltage transfer ratio in open-loop operation, as for example described in [15].

The main aforementioned publications are comprehensively summarized in this paper in order to provide models that accurately describe the operating principles of the HC-DCM-SRC. With these models, all currents and voltages in the converter can be analytically described, which, together with efforts focused on the ZCS behavior of power semiconductors [2], [3], [16] and specifically the analysis presented in [17] for ZCS-loss mechanisms in IGBTs, allows the HC-DCM-SRC to be thoroughly modeled, providing a base to perform a power density/efficiency (η - ρ) Pareto optimization [18] of this converter.

II. OPERATING PRINCIPLE

In this section, the fundamental operating principle of the HC-DCM-SRC is described, illustrating its terminal behavior as a “DC transformer” and the influence of the converter losses on the input/output voltage transfer ratio.

Ideally, the HC-DCM-SRC (Fig. 1(a)) is operated such that the switching event occurs at the zero-crossing of the resonant tank current in order to achieve low switching losses. Thus, the sign of the resonant current, i_r , determines the states of the switches:

$$\begin{aligned} i_r > 0 : & S_1 \text{ and } S_4 \text{ are turned on,} \\ i_r < 0 : & S_2 \text{ and } S_3 \text{ are turned on,} \end{aligned} \quad (1)$$

where the presented analysis confines to power transfer from MV side to LV side; operation for the opposite power flow direction yields similar results. As a consequence, a self-sustained oscillation close to the resonance frequency, $f_0 = (2\pi\sqrt{L_r C_r})^{-1}$, of the resonant tank is achieved (Fig. 1(b)), since a practical converter design features a comparably low ohmic voltage drop.

The resulting steady state output voltage, V_{LV} , is close to V_{MV}/n , however, a small difference $V_{MV}/n - V_{LV}$ remains




Fig. 1. (a) HC-DCM-SRC topology; (b) simulated current and voltage waveforms for $L_r = 16 \mu\text{H}$, $C_r = 25 \mu\text{F}$, $R_r = 130 \text{ m}\Omega$, $V_{\text{MV}} = 800 \text{ V}$ and $P_{\text{out}} = 50 \text{ kW}$; (c) simplified and primary side referred converter model [13].

due to converter losses. In the following, an analytical model introduced in [13] will be used to determine the influence of the load power and the losses on this voltage difference, on which the model is based. It employs the simplified converter circuit depicted in Fig. 1(c), which neglects all parasitic components of the transformer and refers all currents and voltages to the primary side. There, R_r summarizes the resistive components of the circuit and $\Delta v(t)$ is the effective voltage applied to L_r , C_r and R_r ;

$$\Delta v(t) = [V_{\text{MV}} - 2V_{f,\text{IGBT}} - n(V_{\text{LV}} + 2V_{f,\text{diode}})] \cdot \text{sign}(i_r(t)) = \Delta V \cdot \text{sign}(i_r(t)) \quad (2)$$

and

$$R_r = R_{L+C+tr} + 2(R_{d,\text{IGBT}} + n^2 R_{d,\text{diode}}), \quad (3)$$

where R_{L+C+tr} is the sum of the series resistances of L_r , C_r and the transformer; $V_{f,\text{IGBT}}$ and $V_{f,\text{diode}}$ are the (approximately) constant forward voltage drops of IGBTs and diodes; and $R_{d,\text{IGBT}}$ and $R_{d,\text{diode}}$ are the IGBTs' and diodes' differential resistances.¹

The steady state operating point is calculated by means of fundamental frequency analysis [13], which features an accurate description of the processes in the resonant tank due to the reasons given below:

- 1) The amplitude of each odd n -th harmonic component of the rectangular voltage $\Delta v(t)$, $\Delta V_{(n),\text{pk}}$, is given with $\Delta V_{(n),\text{pk}} = \Delta V_{(1),\text{pk}}/n$. Thus, the impact of $\Delta V_{(n),\text{pk}}$ on the waveform of i_r decreases with increasing n .
- 2) The frequency of the fundamental component of $\Delta v(t)$ is very close to f_0 . The resonant tank represents a low pass filter for $f > f_0$ and effectively reduces harmonic current components with $n > 1$ (cf. Fig. 2).

Laplace transform is used to analyze the initial excitation

¹Assuming identical diodes $D_1 \dots D_8$ and identical IGBTs $S_1 \dots S_8$.




Fig. 2. (a) Admittance of the resonant tank ($L_r = 16 \mu\text{H}$, $C_r = 25 \mu\text{F}$, $R_r = 130 \text{ m}\Omega$); (b) calculated spectrum of i_r : $I_{r,(1),\text{pk}}$ is 34 dB higher than $I_{r,(3),\text{pk}}$. The spectrum of Fig. 2(b) corresponds to the current depicted in Fig. 1(b), which is almost sinusoidal.




Fig. 3. (a) Response of the resonant tank of Fig. 1 to a sinusoidal excitation; (b) corresponding phase diagram.

of the resonant tank with

$$\Delta v_{(1)}(t) = \frac{4}{\pi} \Delta V \sin(\omega_0 t) \quad \text{where } \omega_0 = \frac{1}{\sqrt{L_r C_r}}. \quad (4)$$

This yields the response shown in Fig. 3, which illustrates how steady state operation is reached after a few oscillations. The steady state operating point is calculated with conventional circuit theory,

$$\Delta V_{(1),\text{pk}} = \frac{4}{\pi} \Delta V e^{j\omega_0 t}, \quad I_{r,(1),\text{pk}} = \frac{\Delta V_{(1),\text{pk}}}{R_r},$$

$$V_{C,(1),\text{pk}} = -jZ_0 I_{r,(1),\text{pk}} \quad \text{with } Z_0 = \sqrt{\frac{L_r}{C_r}}, \quad (5)$$

and the resulting amplitudes of the capacitor voltage, v_C , and the inductor current, i_r , are:

$$V_{C,(1),\text{pk}} = \frac{4\Delta V Z_0}{\pi R_r}, \quad I_{r,(1),\text{pk}} = \frac{4\Delta V}{\pi R_r}. \quad (6)$$

The capacitor connected to the output side rectifier impresses a constant voltage, V_{LV} , and thus the output power is proportional to the square of the average resonant tank current. Accordingly, (6) enables the calculation of ΔV as a function of the transferred power,

$$P_{\text{out}} = \left(\frac{2}{\pi} I_{r,(1),\text{pk}} \right)^2 n^2 R_{\text{load}} = \left(\frac{8}{\pi^2} \frac{\Delta V}{R_r} \right)^2 n^2 R_{\text{load}}$$

$$\Rightarrow \Delta V(P_{\text{out}}) = R_r \frac{\pi^2}{8} \sqrt{\frac{P_{\text{out}}}{n^2 R_{\text{load}}}} = R_r \frac{\pi^2}{8} \frac{P_{\text{out}}}{n V_{\text{LV}}}, \quad (7)$$

where $R_{\text{load}} = V_{\text{LV}}^2 / P_{\text{out}}$ has been used for the last step. From that, V_{LV} can be obtained as

$$V_{\text{LV}} = [V_{\text{MV}} - \Delta V(P_{\text{out}}) - 2V_{f,\text{IGBT}}] / n - 2V_{f,\text{diode}}, \quad (8)$$




Fig. 4. Dependence of the LV side output voltage on the transferred power and the resistor R_r .

and by substituting $\Delta V(P_{out})$ by (7), the relation between transferred power and resulting deviation from the ideal voltage transfer ratio can be found as

$$V_{LV} = \frac{1}{2}V_0 + \frac{1}{2}\sqrt{V_0^2 - \frac{\pi^2}{2n^2}R_r P_{out}}, \quad (9)$$

$$\text{where } V_0 = \frac{1}{n}V_{MV} - 2\left(\frac{1}{n}V_{f,IGBT} + V_{f,diode}\right).$$

This equation and its visualization in Fig. 4 show clearly that the system losses, here considered only by the semiconductor voltage drops and the resistor R_r for reasons of clarity, cause a load-dependent variation of the input/output DC voltage ratio. Switching losses and core losses can be regarded as an increase of the effective load power. In order to achieve a tight coupling between input and output DC voltages that is (nearly) independent from the transferred power, it is thus mandatory to minimize the converter losses.

Additionally, the fundamental frequency model enables the derivation of a small signal model (cf. Fig. 5(a)) [13], which employs transformed component values

$$L_{r,eq} = \frac{\pi^2}{4}L_r, \quad R_{r,eq} = \frac{\pi^2}{8}R_r. \quad (10)$$

The model can be used to accurately predict the dynamic response of the average output current and output voltage (cf. Fig. 5(b)). This makes it possible to model the DC/DC stage as a very simple “black box” within the complex model of a complete SST system.

So far it has been assumed that the switching frequency, f_s , equals the resonance frequency. However, in a real system $f_0 > f_s$ has to be chosen in order to account for the finite switching speed and the interlock delay time requirements. In addition, the resulting zero current interval between the end of the resonant half cycle and the switching transition (cf. Fig. 8(a)) can be used to reduce ZCS switching losses as will be shown later. Assuming piecewise sinusoidal currents, the transferred power for the case $f_0 > f_s$ and the topology shown in Fig. 7 is given by

$$P = \frac{2}{T_s} \int_0^{\frac{T_0}{2}} \frac{V_{MV,dc}}{2} I_{r,pk} \sin(2\pi f_0 t) dt = \frac{V_{MV,dc} I_{r,pk} f_s}{\pi f_0}, \quad (11)$$

where $T_s = 1/f_s$ and $T_0 = 1/f_0$. Neglecting losses, the peak currents on both sides of the transformer can be calculated as

$$\hat{I}_{r,MV} = \frac{P\pi f_0}{V_{MV,dc} f_s} \quad \text{and} \quad \hat{I}_{r,LV} = \frac{P\pi f_0}{2V_{LV,dc} f_s}. \quad (12)$$




Fig. 5. (a) Small signal model of the HC-DCM-SRC; (b) simulated response to a load step (45 kW \rightarrow 55 kW) at t_0 : the peak values of the oscillating current, obtained from a simulation of the circuit shown in Fig. 1, are in good agreement with the envelope (thick line), which is obtained by scaling the average current, $i_{LV,avg}$, of Fig. 5(b) with a factor of $2/\pi$. Component values: $L_{r,eq} = 39.5 \mu\text{H}$, $R_{r,eq} = 160 \text{m}\Omega$.

The positive semi-cycle of the AC link current on the MV side can therefore be described as

$$i_{r,MV}(t) = \begin{cases} \hat{I}_{r,MV} \sin(2\pi f_0 t) & 0 \leq t < T_0/2 \\ 0 & T_0/2 \leq t \leq T_s/2 \end{cases}; \quad (13)$$

the negative semi-cycle follows from symmetry considerations.

III. MV SIDE TOPOLOGIES

For operation in the MV and MF range, IGBTs with 1.7 kV blocking voltage offer a feasible compromise between switching losses and the required number of semiconductors. The choice is further justified by cost considerations in comparison to IGBTs of higher blocking capability. Because the converter to be considered for the η - ρ optimization uses a DC link voltage of 2.2 kV, three-level topologies must be considered for the MV side. In addition to the standard neutral-point-clamped (NPC) topology shown in Fig. 7 and used later in the Pareto optimization, Fig. 6 shows two alternative realization options for the MV side bridge. In both variants, additional capacitors are employed instead of clamping diodes.

Fig. 6(a) is a flying capacitor topology where the capacitor C_3 is charged to half the DC link voltage and thus ensures voltage limitation for the switches [19]. The output current, i_r , flows through the flying capacitor during the freewheeling state. Since in the HC-DCM-SRC the freewheeling interval is very short and only the magnetizing current is flowing during that time, C_3 can be made small. By proper choice of the freewheeling states, natural balancing of its voltage can be achieved because of the dependence of the magnetizing current on the applied voltage. However, there is still a need to pre-charge that capacitor.

The third topology [20] is shown in Fig. 6(b). Since the DC link midpoint is connected between S_2 and S_3 , the switch voltage stress is limited to half the DC link voltage. The resonant capacitor, C_r , carries a DC offset of $V_{DC}/2$, which enables again to apply three voltage levels to the transformer. However, C_r is subject to high DC voltage and simultaneously




Fig. 6. Other realization options for the MV side bridge that allow for using 1.7 kV IGBTs for $V_{DC} = 2.2$ kV; (a) adds a flying capacitor while (b) uses a DC offset of $V_{DC}/2$ on the resonant capacitor [20].




Fig. 7. HC-DCM-SRC topology considered for the η - ρ Pareto analysis.

high current stress and/or AC voltage ripple, which is the main drawback of this topology.

Accordingly, all further considerations are for the NPC three-level topology depicted in Fig. 7.

IV. SYSTEM MODELING

Performing an η - ρ Pareto optimization [18] for a converter is a suitable way of identifying designs that result in low overall losses and thus in a tight coupling of the DC voltages and on the other hand ensure a reasonably high power density. To do so, it is required to estimate the losses generated in the main components (semiconductors, transformer, resonant capacitors, DC link capacitors) as well as the component volumes for a given design. There exist a variety of models of these component losses, except for the switching losses under the conditions found in the HC-DCM-SRC. Therefore, the modeling of the other components is only briefly discussed, whereas more room is dedicated to the semiconductor switching loss modeling. Fig. 7 shows the converter topology considered for the Pareto optimization and Table I gives an overview on the system specifications.

A. Semiconductors

Even though the switching instants are such that ZCS is obtained, significant switching losses are generated because of the dynamic behavior of the charge in the N-base layer of the IGBTs [17], [21]. A suitable model that allows estimation of the semiconductor losses under these conditions is presented in the following.

TABLE I
DC/DC CONVERTER SPECIFICATIONS.

P	52.5 kW
Power flow direction	MV \rightarrow LV
$V_{MV,dc}$	2.2 kV
$V_{LV,dc}$	800 V
Max. DC voltage ripple	0.5 %
Max. junction temp. T_j	125 °C
Ambient temperature T_a	50 °C
Switching frequency range	5 kHz to 15 kHz
Transformer volume range.	1 L to 30 L
Current zero interval duration	0 to $0.5T_S/2$




Fig. 8. (a) Positive current pulse where the current through S_1 equals the current i_r for $L_\sigma = 7.6$ μ H and $C_r = 43$ μ F, resulting in $f_0 \approx 8.8$ kHz. The turn-off time is defined by Δt and varied to measure the extracted charge at different points of the current waveform. Definition of the charge extracted from S_1 for (b) $\Delta t = 24$ μ s and (c) $\Delta t = 48$ μ s.

1) *Stored Charge Behavior*: This phenomenon has been analyzed in [21] and an analytical model for the stored charge, $Q(t)$, has been derived in [17] as

$$\frac{dQ(t)}{dt} = -\frac{Q(t)}{\tau} + k_s \cdot i_s(t), \quad (14)$$

where τ and k_s are device parameters and $i_s(t)$ is the current through the device. This model enables the calculation of the amount of charge, Q_{off} , that needs to be evacuated when the device is turned off, therefore providing information about the dissipated energy during the switching transient.

The model parameters τ and k_s are construction parameters of the semiconductors, which are generally not public, and therefore must be determined by curve fitting to experimental data as has been done in [17] for triangular current waveforms. The experiment is repeated here for the sinusoidal current of the HC-DCM-SRC shown in Fig. 8(a) for the positive semi-cycle. The duration, Δt , of the applied voltage pulse is reduced in steps in order to measure the amount of charge extracted from S_1 at different points within the current waveform. Fig. 8(b) and Fig. 8(c) illustrate how this charge is measured during the turn-off switching transition of S_1 .

Fig. 9 shows the measured charge, $Q(t)$, as well as the charge calculated with the parameters k_s and τ obtained from fitting (14) to the measurement data (cf. Table II for




Fig. 9. Behavior of the stored charge for the FF150R17KE4 IGBT at $T_j = 25\text{ }^\circ\text{C}$ and $T_j = 125\text{ }^\circ\text{C}$. $Q_{M,25}(t)$, $Q_{M,125}(t)$ are measurements and $Q_{25}(t)$, $Q_{125}(t)$ are obtained with (14) and k_s , τ as given in Table II.

TABLE II
EXTRACTED PARAMETERS FOR THE FF150R17KE4 IGBT.

Temperature T_j	τ	k_s
25 °C	4.45 μs	0.092
125 °C	6.04 μs	0.115

parameter values). As can be seen, the model enables accurate prediction of the behavior of the stored charge in the IGBT.

2) *Switching Loss Reduction*: When the switch current reaches zero, the charge carriers in the N-base layer recombine and thus the amount of stored charge in S_1 decays exponentially. During the subsequent transition from positive active state to freewheeling, first S_1 turns off, but since the current is already zero, v_{S1} stays low until the complementary switch S_3 turns on when the interlock delay time is over. If the turn-on of S_3 , which ultimately forces v_{S1} to rise, occurs before the recombination process in S_1 is completed, the remaining charge in S_1 has to be evacuated through both of these switches and the resulting current spike generates turn-off losses in S_1 and turn-on losses in S_3 , even though zero current switching is used (cf. Fig. 11(a)). However, there are several possibilities to reduce these switching losses as discussed in the following.

a) *Zero Current Interval Duration*: During the time when the AC current is zero, the amount of stored charge decays because of recombination. Therefore, by increasing the duration of the zero-current interval, Q_{off} can effectively be reduced [3], [16]. However, from (12) it follows that $I_{r,\text{pk}} \propto f_0/f_s$ for $P = \text{const.}$, which clearly shows that a longer zero current interval (corresponding to higher f_0), while reducing switching losses, increases the peak current for the same amount of transferred power. This causes higher conduction losses in the semiconductors and also higher losses in passive components due to higher rms current. However, as illustrated by Fig. 10, there is an optimum duration of the zero current interval resulting in lowest overall losses. The results in Fig. 10 consider only semiconductor losses for the sake of clarity, while later in the η - ρ Pareto optimization all affected losses are included.

b) *Magnetizing Current*: The magnetizing current, which is still flowing after the resonant current has already decayed to zero, helps to extract the charge from S_1 during the interlock delay time between the turn-off of S_1 and the turn-on of S_3 as described in [2], [16]. If the magnetizing current is high enough, ZVS turn-on for S_3 can be achieved. On the other




Fig. 10. Influence of the zero current interval duration on the semiconductor losses for $f_s = 7.5\text{ kHz}$ and $T_j = 125\text{ }^\circ\text{C}$. Note that the optimum is shifted to the left and upwards if other losses related to rms current are included.




Fig. 11. The commutation process changes with increasing magnetizing current from (a) pure ZCS via (b) a mixed form to (c) soft-switching. The measurements were taken with a zero current interval of about $2\text{ }\mu\text{s}$ and an effective interlock time of about $0.8\text{ }\mu\text{s}$; the gate signals are indicated qualitatively.

hand, the turn-off losses in S_1 increase because the magnetizing current influences the charge profile and is switched off actively. Fig. 11 shows the switching transitions for S_1 and S_3 for three different magnetizing current peak values. These results were obtained by connecting different external inductors in parallel to the MV transformer winding in order to emulate different magnetizing inductances [2]. Fig. 12 shows the measured turn-off losses of S_1 and turn-on losses of S_3 for two different junction temperatures as a function of the peak magnetizing current. It can clearly be seen that there is an optimum regarding the overall switching losses, which occurs for the lowest magnetizing current peak value that is sufficient




Fig. 12. Influence of the magnetizing current peak value, $I_{M,\text{pk}}$, on the turn-off losses in S_1 and the turn-on losses in the complementary switch S_3 .




Fig. 13. (a) Extended resonant tank where branch 1 is tuned to $f_0 = 7500$ kHz, branch 2 to $3f_0$ and branch 3 to $5f_0$ and (b) resulting current waveform. (c) shows the current shape when a saturable inductor is connected in series to the normal LC resonant tank instead.

to achieve ZVS turn-on for S_3 . The required peak magnetizing current can be estimated from $I_{M,pk} = Q_{off}/\Delta t_{il}$ under the assumption of constant magnetizing current during the interlock delay time Δt_{il} . Q_{off} is the remaining charge in S_1 at its turn-off instant.

To increase the accuracy, recombination of the charge according to (14) during Δt_{il} must be considered as well as the influence of a given magnetizing current peak value on the switch current waveform (hence on losses in all components carrying the magnetizing current) and the resulting charge profile in S_1 , which has to be done in an iterative way. In the η - ρ Pareto optimization, the influence of the magnetizing current on conduction and passive component losses is included.

c) Current Pulse Shaping: The stored charge in the IGBT at a given point in time depends on the shape of the current up to that point. By shaping the current with an appropriate extension of the resonant tank, as e. g. described in [22] and [23] for thyristor commutation circuits, the stored charge and/or the switching losses could be influenced, and/or shaping the current to a rectangular block with lower rms value for a given power would allow to reduce rms losses in the system. Such a current shape could be created by connecting several series resonant circuits in parallel as shown in Fig. 13(a). As an example, let one resonant tank be tuned to f_0 , the second to $3f_0$ and the third to $5f_0$. Fig. 13(b) shows the resulting shape of the resonant current. The rms value is reduced to 93 % when compared with the rms value of a pure sinusoidal current for the same transferred power. This corresponds to a reduction of all I^2 -losses to 86.5 %.

In order to complete the picture, it has to be pointed out that it is not sufficient anymore to consider only the steady state forward characteristics when estimating conduction losses if the current shows a high di/dt at the beginning of the pulse. Instead, the dynamic behavior of the IGBT (S_1) forward voltage after turn-on [21] would have to be considered. A corresponding extension to the semiconductor modeling approach presented here is subject to future work by the authors.

Regarding the adverse effect of high di/dt at the beginning of the current pulse, another option of shaping the current consists of connecting a saturable inductor, L_s , in series to the standard LC resonant tank. This saturable inductor represents a high inductance for low currents, i. e. at the beginning and at the end of the pulse, and almost no inductance as soon as the current crosses the saturation threshold. Fig. 13(c) shows a resulting current waveform, which shows low di/dt at the




Fig. 14. Measurement and estimate of the turn-off losses in S_1 at $T_j = 125$ °C. The Δt values used for the measurements are the same as in Fig. 9.

beginning and at the end, where the latter is beneficial regarding Q_{off} , similar to an increase of the zero current interval duration.

3) Semiconductor Loss Modeling: The charge that would have to be removed for the current described by (13) can be calculated with (14). As indicated above, an iterative procedure is then used to determine the required magnetizing current to achieve ZVS turn-on for the complementary switch in order to obtain lowest overall switching losses. From that, Q_{off} of the turning-off switch can be determined and the turn-off energy can be estimated according to

$$E_{off} = \frac{1}{2} Q_{off} \frac{V_{MV,dc}}{2}. \quad (15)$$

This approach is based on the assumption that the turn-off energy corresponds to the energy in a capacitance with charge Q_{off} at the blocking voltage of the device. Fig. 14 illustrates that the assumption does agree well with measurements for pure ZCS (ca. $\Delta t \geq 55$ μ s) as well as for pure soft-switching (ca. $\Delta t \leq 40$ μ s). Especially for the mixed form (cf. Fig. 11(b)), future work will be required to unveil a more appropriate method of relating Q_{off} to the turn-off energy. However, all in all it becomes possible also with the models presented here to calculate semiconductor losses under ZCS conditions, which is a cornerstone of any comprehensive optimization of the HC-DCM-SRC.

These losses occur four times (in all four MV side switches) per switching period and consequently the switching losses are given by

$$P_{off} = 4f_s E_{off}. \quad (16)$$

The switching losses of the diodes on the LV side are estimated accordingly. Conduction losses of both bridges are modeled following the procedure described in [24] using datasheet forward characteristics.

B. Heat Sinks

The losses generated in the semiconductors need to be removed in order to keep the maximum junction temperature below a certain value (typ. 125 °C). With the semiconductor loss estimates and datasheet values for the thermal resistances from junction to heat sink, the maximum allowable heat sink temperature can be calculated:

$$T_{HS,max} = T_{j,max} - (P_{switch} + P_{cond})R_{th,J-H} \quad (17)$$

Using the Cooling System Performance Index (CSPI) introduced in [25], it is possible to estimate the size of an air cooled heat sink for given power dissipation, ambient temperature and

required maximum heat sink temperature as

$$V_{HS} = \frac{1}{CSPI \cdot R_{th,HS,max}}, \quad (18)$$

where $R_{th,HS,max} = (T_{HS,max} - T_a)/P_{loss}$. A CSPI value of 5 W/KL is used, which corresponds to a standard forced air cooled heat sink [25].

C. DC Link Capacitors

When constant DC input and output currents, $I_{MV,dc} = P/V_{MV,dc}$ and $I_{LV,dc} = P/V_{LV,dc}$, are assumed, the total current flowing through the DC link capacitors can directly be calculated using the total AC link current from (13), where the magnetizing current has to be added for the active bridge (i. e. the MV bridge in the case at hand). Integration of the current waveform gives the charge ripple and from that the capacitance needed to fulfill the voltage ripple requirement can be calculated. The capacitor volume is estimated assuming a constant volume per capacitance for a given technology and voltage range, which is found to be $0.41 \text{ cm}^3/\mu\text{F}$ from averaging the values for 1.3 kV film capacitors from different manufacturers. DC link capacitor losses are calculated from the rms current and the ESR of the capacitors.

D. Transformer

The MF transformer is a core component of an isolated DC/DC converter. An existing optimization tool was used to optimize transformers for a given boxed volume. This tool considers different core materials, winding arrangements, etc. It would exceed the scope of this paper to fully describe the transformer optimization procedure, however, it will be matter of further publications.

For the transformer cooling, a heat transfer coefficient of $\alpha = 15 \text{ W/m}^2\text{K}$ for free convection cooling is assumed [26] and designs that result in losses that could not be removed through the transformer surface for a maximum permissible surface temperature of 100°C at 50°C ambient temperature are dismissed.

E. Resonant Capacitors

The transformer stray inductance, L_σ , is one of the output parameters of the transformer optimization loop. Together with the desired resonance frequency f_0 , and neglecting the influence of the DC link capacitors, this defines the required series capacitance value as

$$C_r = \frac{1}{4\pi^2 f_0^2 L_\sigma}. \quad (19)$$

Realization of C_r by capacitors of proper capacitance on both sides of the transformer as shown in Fig. 7 is considered in order to prevent a DC magnetization of the transformer. The losses and the required volume are estimated in the same way as described above for the DC link capacitors.

V. η - ρ PARETO OPTIMIZATION

The possibility of modeling the behavior of the stored charge in the IGBT enables estimating switching losses also for the conditions found in the HC-DCM-SRC. This is a requirement




Fig. 15. Visualization of the procedure that calculates the design points used to find the Pareto front shown in Fig. 16.

for performing a comprehensive η - ρ Pareto optimization [18] of the HC-DCM-SRC, which is described in this section.

Using the modeling approach described above, a set of designs can be obtained by sweeping switching frequency, current zero interval duration and admissible transformer volume. The procedure is illustrated by Fig. 15. Each combination of these three parameters results in a specific design. The total losses of a design are given by the sum of individual component losses and the total component volume is given by the sum of the individual component volumes. In [18] it is suggested to account for form factor mismatches between components and inevitable empty spaces within a real converter with a coefficient $C_P = 0.5 \dots 0.7$ that relates the total volume, V_t , to the sum V_c of component volumes as $V_t = V_c/C_P$.

From the volume and the power loss, the efficiency $\eta = 1 - P_{loss}/P$ and the power density $\rho = PC_P/V_c$ can be calculated directly and thus each design corresponds to a point in the $\eta\rho$ -plane as shown in Fig. 16, where colors are used to indicate the designs' switching frequencies. An immediate conclusion from Fig. 16 is that switching frequencies higher than about 10 kHz do not contribute anymore to volume reduction because the required heat sink size as a result of increasing switching losses does outweigh the reduction in size of passive components.

The achievable power density depends on the cooling concept. It would for example be possible to include a local optimization of a forced-air cooled heat sink into the overall optimization loop, which would result in a higher CSPI value and consequently shift the design points to the right, i. e. would increase the power density for a required efficiency. Also, considering a more advanced thermal management for the transformer (corresponding to an increase of α) would influence the specific position of the design points in the $\eta\rho$ -plane.

It is in general also possible to calculate a Pareto front for a more specific design, where for example the arrangement of the components with respect to each other, various other constraints as well as additional variables such as costs could be considered. Furthermore, more detailed models for the individual components could be employed, however, at the cost of increased computation time.




Fig. 16. Resulting designs in the $\eta\rho$ -plane with $C_P = 0.7$; the Pareto front is highlighted and relative loss and volume distribution for the two extreme points of the Pareto front are shown: 1) transformer, 2) LV semiconductors, 3) MV semiconductors, 4) DC links, 5) resonant capacitors.

A Pareto optimization is thus a very suitable tool for investigating the performance limits of a given converter topology, operating mode and components' technology [18] as well as for finding a feasible tradeoff between efficiency, power density and possibly other performance indices when designing a specific system.

VI. CONCLUSION

The HC-DCM-SRC ideally behaves as a "DC transformer" with respect to its input and output DC terminals by providing isolation and fixed voltage transfer ratio, which makes it a very interesting converter for high-power as well as low-power applications. In addition, very low switching losses can be achieved because ZCS for all switches is possible.

However, converter losses introduce a slight load dependence of the input/output DC voltage ratio. A small-signal model that represents this steady-state behavior of the HC-DCM-SRC as well as its dynamic behavior has been described. It represents a suitable way to include the DC/DC stage in a larger model of a complete SST system.

A detailed model for the behavior of the stored charge in the semiconductors has been verified for the conditions found in the HC-DCM-SRC. This allows for estimating switching losses and evaluating several methods to reduce these losses. Furthermore, it facilitates a comprehensive efficiency versus power density trade-off analysis resulting in the η - ρ Pareto front of the HC-DCM-SRC.

REFERENCES

[1] D. Dujic, A. Mester, T. Chaudhuri, A. Coccia, F. Canales, and J. K. Steinke, "Laboratory scale prototype of a power electronic transformer for traction applications," in *Proc. 14th European Conf. Power Electronics and Applications (EPE 2011)*, Birmingham, UK, 2011, pp. 1–10.

[2] H. Hoffmann and B. Piepenbreier, "High voltage IGBTs and medium frequency transformer in DC-DC converters for railway applications," in *Proc. 20th Int. Symp. Power Electronics, Electrical Drives, Automation and Motion (SPEEDAM)*, Pisa, Italy, June 2010, pp. 744–749.

[3] H. Reinold and M. Steiner, "Characterization of semiconductor losses in series resonant DC-DC converters for power applications using transformers with low leakage inductance," in *Proc. 8th European Conf. Power Electronics and Applications (EPE)*, Lausanne, Switzerland, 1999, pp. 1–10.

[4] P. Monjean, J. Delanoë, J. Auguste, C. Saudemont, J. Sprooten, A. Mirzaian, and B. Robyns, "Topologies comparison of multi-cell medium frequency transformer for offshore farms," in *Proc. 9th IET Int. Conf. AC and DC Power Transmission (ACDC)*, 2010, pp. 1–5.

[5] C. Meyer, "Key Components for Future Offshore DC Grids," PhD Dissertation, Rheinisch-Westfälische Technische Hochschule (RWTH) Aachen, 2007.

[6] L. Heinemann and G. Mauthe, "The universal power electronics based distribution transformer, an unified approach," in *Proc. 32nd IEEE Annu. Power Electronics Specialists Conf. (PESC)*, vol. 2, Vancouver, Canada, 2001, pp. 504–509.

[7] J. Wang, A. Huang, W. Sung, Y. Liu, and B. Baliga, "Smart grid technologies," *IEEE Ind. Electron. Mag.*, vol. 3, no. 2, pp. 16–23, June 2009.

[8] R. King and T. Stuart, "Modeling the full-bridge series-resonant power converter," *IEEE Trans. Aerosp. Electron. Syst.*, vol. AES-18, no. 4, pp. 449–459, July 1982.

[9] W. Ho and M. Pong, "Design and analysis of discontinuous mode series resonant converter," in *Proc. IEEE Int. Conf. Industrial Technology (ICIT)*, 1994, pp. 486–489.

[10] R. Oruganti and F. C. Lee, "Resonant power processors, part I—state plane analysis," *IEEE Trans. Ind. Appl.*, vol. 21, no. 6, pp. 1453–1460, Nov. 1985.

[11] R. Erickson and D. Maksimovic, "The Series Resonant Converter," in *Fundamentals of Power Electronics*, 2nd ed. Springer, 2001, ch. 4.

[12] B. Mammano, "Resonant mode converter topologies," *Unitrode Power Supply Design Seminar*, 1988.

[13] A. Esser, "Berührungslose kombinierte Energie und Informationsübertragung für bewegliche Systeme," PhD Dissertation, Rheinisch-Westfälische Technische Hochschule (RWTH) Aachen, 1992.

[14] A. Esser and H.-C. Skudelny, "A new approach to power supplies for robots," *IEEE Trans. Ind. Appl.*, vol. 27, no. 5, pp. 872–875, 1991.

[15] M. Salato, "Datacenter power architecture," *Power Systems Design*, pp. 11–13, Nov.–Dec. 2011.

[16] L. Lindenmüller, R. Alvarez, P. Kleinichen, and S. Bernet, "Characterization of a 6.5 kV / 500A IGBT module in a series resonant converter," in *Proc. IEEE Energy Conversion Congr. and Expo. (ECCE)*, Phoenix, AZ, USA, Sept. 2011, pp. 4138–4143.

[17] G. Ortiz, H. Uemura, D. Bortis, J. W. Kolar, and O. Apeldoorn, "Modeling of soft-switching losses of IGBTs in high-power high-efficiency dual-active-bridge DC/DC converters," *IEEE Trans. Electron Devices*, 2012, to be published.

[18] J. Kolar, J. Biela, and S. Waffler, "Performance trends and limitations of power electronic systems," in *Proc. 6th Int. Conf. Integrated Power Electronic Systems (CIPS)*, Nuremberg, Germany, Mar. 2010, pp. 16–18.

[19] T. Meynard and H. Foch, "Multi-level conversion: high voltage choppers and voltage-source inverters," in *Proc. 23rd Annu. IEEE Power Electronics Specialists Conf. (PESC)*, July 1992, pp. 397–403.

[20] I. Barbi, R. Gules, R. Redl, and N. Sokal, "DC-DC converter: four switches $V_{rm, pk} = V_{rm, in} / 2$, capacitive turn-off snubbing, ZV turn-on," *IEEE Trans. Power Electron.*, vol. 19, no. 4, pp. 918–927, July 2004.

[21] P. Ranstad and H.-P. Nee, "On dynamic effects influencing IGBT losses in soft-switching converters," *IEEE Trans. Power Electronics*, vol. 26, no. 1, pp. 260–271, Jan. 2011.

[22] K. Heumann and A. C. Stumpe, *Thyristoren*, 2nd ed. Berlin und Frankfurt a. M.: AEG-Telefunken, 1970.

[23] F. Zach, K. Kaiser, and L. Faschang, "A new McMurray-type inverter with asymmetric SCR's," *IEEE Trans. Power Electronics*, vol. 4, no. 2, pp. 272–278, Apr. 1989.

[24] U. Drogenik and J. W. Kolar, "A general scheme for calculating switching- and conduction-losses of power semiconductors in numerical circuit simulations of power electronic systems," in *Proc. 7th Int. Power Electronics Conf. (IPEC)*, Niigata, Japan, 2005.

[25] U. Drogenik, G. Laimer, and J. Kolar, "Theoretical converter power density limits for forced convection cooling," in *Proc. 26th Int. Conf. Power Electronics, Intelligent Motion, Power Quality (PCIM)*, Nuremberg, Germany, June 2005, pp. 608–619.

[26] J. Biela and J. Kolar, "Cooling concepts for high power density magnetic devices," in *Proc. Power Conversion Conf. (PCC)*, Nagoya, Japan, Apr. 2007.