Abstract—Important noise sources affecting power output waveforms of digitally controlled switch-mode (Class-D) converters/amplifiers are investigated with a 400 V hardware demonstrator utilizing gallium nitride (GaN) power transistors. First, the influence of the open-loop gains of the cascaded feedback control system on the load current signal-to-noise ratio (SNR), which is a key metric in low-noise, nanometer-precision mechatronic positioning applications, is demonstrated. With a PWM frequency of 200 kHz, the high achievable controller gains enable unprecedented SNR values in excess of 105 dB (DC–10 kHz). Next, it is shown how a real-time Kalman filter, calculated at a rate of 100 kHz and used to attenuate sensor noise, increases the amplifier output SNR by more than 10 dB. Furthermore, digital delta-sigma (noise shaping) modulation improves the SNR by 5 dB, while not affecting distortion.

Index Terms—Delta-sigma modulation, feedback control, Kalman filter, low noise, power amplifier, pulse-width modulation, signal-to-noise ratio (SNR), wide-bandgap semiconductors.

I. INTRODUCTION

POWER amplifiers are universally employed in applications such as high-frequency mobile base stations, consumer audio or magnetic resonance imaging systems, with output power levels covering more than six orders of magnitude. This work investigates low-noise (microampere), high-power (kilowatt) amplifiers indispensable for industrial nanoscale positioning applications, where the amplifiers are embodied as power electronics converters that provide amplified output waveforms which should follow the corresponding reference signals with minimum deviation and should show a very low noise level in wide frequency ranges.

The considered amplifiers generate well-controlled output currents that produce torques and forces in different types of electromagnetic actuators such as magnetic bearings or single-/three-phase permanent magnet motors. Vibration isolation systems, for example, are often used to decouple sensitive positioning stages from ground vibrations caused by nearby equipment or geologic activity [1], [2]. Consequently, their actuators require current signals of extremely low noise in order to prevent the generation of undesired movements. Positioning stages used for lithography scanners or back-end processes in integrated circuit manufacturing often feature magnetic or air bearings, whose key characteristics are low friction and damping [3]–[6]. Consequently, the noise requirements for the driving amplifiers are critical in a frequency range from DC to ≈ 10 kHz, as the mechanical stages typically provide little attenuation in the transfer functions from actuator currents to positioning stage accelerations in this bandwidth. Besides very low-noise, amplifiers in lithography systems also have to provide high output powers and dynamics to enable fast accelerations of the motion stages in order to sustain high production throughput rates and large wafer diameters [7]. Due to integrated semiconductor features that continuously shrink in size and grow in complexity, actuator load current dynamic ranges in excess of 90 dB are expected, with signal-to-noise ratio (SNR) requirements in excess of 100 dB [8], [9].

Traditionally, linear amplifiers, which are commonly based on power operational amplifiers or discrete devices, are preferred for these tasks due to their inherently low noise over wide frequency ranges, combined with low output impedances [10]. Noise and linearity can be further improved with closed-loop feedback systems that can be implemented in the analog or digital domain, whereas the former also features intrinsic low noise due to the absence of (digital) amplitude quantization [11], [12]. However, linear amplifiers collectively suffer from limited efficiencies and limited output power levels. Hybrid amplifiers strive to alleviate these restrictions by combining linear amplifiers with high-power, efficient switch-mode converters [13], [14]. Nonetheless, such topologies increase the complexity of the electrical circuit and, if utilized, the feedback control system, as the fundamentally different characteristics of the linear and switched conversion stages, with respect to their dynamics and input/output impedances, have to be analyzed and stabilized individually, which increases development effort and cost.

Therefore, this work analyzes key influence factors on the output noise of digitally controlled, pulse-width modulated (PWM) switch-mode power amplifiers/converters. The analysis is similar to the one conducted in [15], which focuses on distortion and utilizes the same hardware demonstrator system to provide verification measurements as in this work. Fig. 1 lists important sources of noise in such converters. Due to the intended application in mechatronic positioning systems, the amplifier output current noise is considered, as the generated electromagnetic actuator forces are proportional to current. Nonetheless, the presented insights are universally applicable to amplifiers that provide either a controlled current or a controlled output voltage. Throughout this work, the term noise encompasses all undesired signal components, except for...
harmonics in AC output signals (that are caused by amplifier nonlinearities). Thus, signals with spectral components at 50 Hz, e.g., due to electromagnetic interference (EMI) originating from the power grid, are also accounted to the noise power [16].

Fig. 2 outlines key noise sources in the context of a switch-mode power amplifier, modeled as series-connected voltage (digital) signal sources. Reference signal quantization noise is effectively eliminated with digital signals of sufficient resolution (> 30 bit). Electromagnetic interference (EMI) within the amplifier itself (e.g., from other switching stages or auxiliary DC/DC regulators) is rejected with shielding and proper PCB layout techniques.

To conduct this analysis, a hardware demonstrator, illustrated in Fig. 3, is employed. It features four interleaved half-bridges based on 650 V enhancement-mode, high-electron-mobility gallium nitride (GaN) power transistors (GaN Systems, GS66508T), which enables the system to deliver up to 25 A (peak) to a bridge-tied, single-phase load. The nominal DC-link voltage is 400 V and the PWM pulse repetition frequency \( f_{\text{PWM}} \) is \( \leq 200 \) kHz, limited by transistor switching losses. The converter’s power circuit topology is depicted in Fig. 4. Further details of this system are given in [15], which focuses on the output distortion of the amplifier.

To eliminate time-domain jitter from the half-bridge switching transitions, which is a considerable source of wideband noise, low-jitter gate drivers, as presented in [18], are used to drive all power transistors. The output noise of the limited-resolution pulse-width modulators, which are a considerable source of wideband noise, is reduced with digital delta-sigma modulators/noise shapers (NS), which can shift the PWM quantization noise to higher frequencies, as shown in [17] and in Section IV-A below.

The interleaved half-bridges enable the implementation of two distinct power stages, namely the regular interleaved half-bridge arrangement and the dual buck topology, whereas the latter is not subject to distortion related to half-bridge interlock (dead time) intervals, as demonstrated in [15], which also provides details of the demonstrator’s closed-loop feedback.
The load current sensor employs an 18-bit ADC with an anti-aliasing filter (it samples asynchronously to the converter’s switching instants) and a sampling rate of 5 MHz to make use of oversampling, which reduces ADC quantization noise [22]. Further details of the sensor systems are given in [15]. An FPGA is well-suited to acquire and process the high-speed, high-resolution data streams from the individual ADCs, which results in an overall data rate of 112 Mbit s⁻¹ when operating with \( f_{\text{PWM}} = 200 \) kHz. However, some control tasks, like a Kalman filter, are implemented with low complexity as a floating-point accurate, procedural program. Consequently, the converter’s processing system features a Xilinx Zynq Z-7020, which combines an FPGA with two 666 MHz ARM Cortex-A9 CPUs and high-performance floating-point units [23].

For the calculation of the load current SNR, the noise of the current signal is considered from DC to 10 kHz, as this frequency range is critical for precision positioning applications:

\[
\text{SNR} = 10 \log_{10} \frac{P(s_{f_c})}{P(s_k)} .
\]  

(1)

where \( P(s_{f_c}) \) is the power of the desired amplifier output signal component \( s_{f_c} \) with fundamental frequency \( f_c \) (assuming a sinusoidal signal), and \( P(s_k) \) is the power of the noise in a frequency range from DC to 10 kHz, which considers the power of all signal components in this bandwidth, except the power of the fundamental component at \( s_f \) and its integer harmonics \( s_{kf} \), with \( k \in [1, 2, \ldots] \) [20], as shown with the following equation and Fig. 5:

\[
P(s_k) = \int_{f_{\text{DC}}}^{f_{10kHz}} P(s) df - \sum_{k=1}^{\infty} P(s_{kf}) .
\]  

(2)

As it will be demonstrated in this work, the noise power of the output signal is independent of the fundamental frequency \( f_c \) and, to a large extent, also from the amplitude of \( s_{f_c} \).

The presented demonstrator is capable of providing a low-noise output load current \( i_L \) and consequently, an independent reference current sensor with sufficiently low inherent measurement noise is required for the acquisition of verification measurements. For this purpose, a LEM IT 65-S current sensor, in conjunction with a high-precision, low-noise spectrum analyzer, is used to acquire the sinusoidal amplifier output current [15], [24], [25]. This setup is capable of measuring SNR values (according to (1)) in excess of \( \approx 108 \) dB. Amplifier output current fundamental frequencies \( f_c \) of 35 Hz and 210 Hz are used, which are similar to actuator frequencies in mechatronic positioning systems, and whose harmonics do not interfere with harmonics of the power grid, as described in [15]. The amplifier generates sinusoidal output currents, as this waveform allows the effective analysis of SNR and distortion, and is common in mechatronic motion control systems. The utilized resistive-inductive passive loads comprise high-power thick-film resistors and high-current inductors, whereas three different loads, which recreate the characteristics of different mechatronic actuators (e.g., linear motors with and without iron cores), are employed for the measurements: 2 Ω +10 mH, 5 Ω + 2.5 mH and 10 Ω +100 µH. The 100 µH inductor employs a gapped ferrite core, whereas the two other inductors are significantly larger and their cores are made from laminated silicon steel (designed for low-frequency power grid applications).

Several key contributions arise from this work. First, state-of-the-art, high-performance signal processors enable high-frequency and high-gain feedback controllers that can provide a substantial disturbance attenuation. Measurements directly compare the achievable performance, which is strongly affected by the PWM frequency. Different influence factors, such as load impedance or DC-supply noise, are highlighted, and the limits to the achievable load current SNR are demonstrated. Detailed measurements are performed to isolate the effects of different noise sources by, e.g., utilizing a battery supply. Next, a real-time Kalman filter implementation is presented in detail. Measurements demonstrate its value for precision switch-mode amplifiers, and design trade-offs are outlined. Finally, the influence of noise shaping PWM modulators on a high-gain closed-loop amplifier is demonstrated with measurements. Hence, this work provides comprehensive sensitivity analyses of amplifier subsystems with respect to noise, which facilitates future design decisions.

In the following, Section II investigates the influence of the control system’s disturbance rejection capability on the amplifier’s load current SNR. Next, Section III presents the effects of a Kalman filter, which reduces residual sensor noise. Section IV analyzes the noise contributions from the PWM and the noise shapers under closed-loop operation, as well as the influence on SNR when utilizing the low-distortion dual buck topology. Section V summarizes the results of this work and provides an outlook.

II. CONTROL SYSTEM

A closed-loop feedback control system is an essential con-
tribution for high-performance output waveforms of any amplifier system, as it is capable of significantly rejecting and/or attenuating disturbances such as noise or harmonic distortion.

Fig. 6 illustrates the simplified block diagram of the demonstrator’s decoupled, closed-loop cascaded feedback control system (redundant elements like the second phase and the interleaved half-bridge are omitted for simplicity; see [15] for more details). Dominant sources of noise are illustrated in red. Note that the sensor noise coupling is only shown for the load current measurement $i_{L}$, despite all measurements being subject to sensor noise, caused by analog filters or amplifiers, and the subsequent ADC stages [22].

The four half-bridge currents are controlled by individual proportional (P) controllers, which obtain their reference signals from the proportional-integral (PI) phase-voltage controllers. A type-III (lead-lag) compensator controls the load current $i_{L}$. All controllers are digital and implemented in the system’s FPGA, and are calculated synchronously with the converter’s PWM, at the same frequency. They are tuned using loop shaping, with consideration of the delays caused by the calculation times of the control algorithms and the sampling of the PWM, which reduces the phase margins of the control loops. All open-loop gains are maximized, while maintaining phase margins of 50°. More details are given in [15]. A Kalman filter (see Section III below) can be utilized to provide low-noise estimates of the sensor measurements.

Sources of noise that act on the plants of the dynamic system (e.g., the supply noise) appear as disturbances to the control system and are thus effectively attenuated with the open-loop gains of the feedback loops [26]–[28]. Harmonic distortion is also categorized as such a disturbance and the influence of the closed-loop controllers on the amplifier’s linearity is discussed in [15]. This disturbance rejection is an important feature of closed-loop feedback control systems. They are thus a key contributor to low-noise and low-distortion power conversion systems. On the other hand, the control system reacts equally sensitive to sensor noise than to its reference input and consequently, it cannot be rejected by feedback control, which constitutes a fundamental disadvantage [26], [28]. This corroborates the necessity for low-noise sensors or advanced control methods, such as a Kalman filter.

Nonetheless, a high disturbance rejection is still desired to attenuate sources of noise, to linearize the amplifier and to improve its reference tracking performance. This demands high open-loop gains of all feedback loops, which are limited by their respective stability margins.

A. Load Current Noise Measurements

As mentioned above and as further discussed in [15], the control performance increases with the PWM frequency of the converter, as delays are reduced. Fig. 7 illustrates this with measurements of the amplifier’s load current SNR, obtained at two different PWM switching frequencies. Due to the increased switching losses of the power transistors at higher $f_{\text{PWM}}$, the achievable $\hat{i}_{L}$ is reduced, as derived in [15]. The power dissipation capability of the 10 Ω load resistor, and the utilized DC power supply, may also limit $\hat{i}_{L}$ in certain measurement configurations. As expected, the control topology with the higher open-loop gains rejects noisy disturbances better and hence, SNR is improved by up to 10 dB. Naturally, load configurations with higher inductance values show less current noise due to the fact that the power amplifier operates as a voltage source, whose noise components translate to noise currents in accordance with the load impedance.

The gray lines in Fig. 7 are logarithmic least-squares fits of the SNR values of each corresponding amplifier configuration (the formula is given in the figure caption). As given by (1), the SNR exhibits a logarithmic behavior as a function of the load current, if the noise power remains constant. This is behavior of the SNR is experienced with the measurements in Fig. 7, which hence implies that the load current noise is not affected by the magnitude of $\hat{i}_{L}$. This is expected, as major noise sources, e.g., the PWM or gate drive signal isolation, operate independently of the output current amplitude [18]. Consequently, the achievable SNR is limited by the load current capability of the power amplifier, as the noise power remains, ideally, constant. However, at increased load currents, the SNR measurements can deviate from their predicted values (cf. the 2 Ω + 10 mH load in Fig. 7). This is attributed to the fact that noise originating from the DC laboratory power supply increases at high output powers.

The deteriorating effects of increasing DC supply noise

$$\text{SNR(dB)} = 10 \log_{10} \left( \frac{\text{signal power}}{\text{noise power}} \right)$$
is also visible in the current amplitude sweeps shown in Fig. 8, which shows similar measurements, but performed at two different fundamental load current frequencies $f_s$. The degrading effect on the SNR is, again, only visible with the $2 \, \Omega + 10 \, \text{mH}$ load and for $f_s = 35 \, \text{Hz}$, whereas the measurement performed with $f_s = 210 \, \text{Hz}$ follows its expectation well (i.e., it does not derive from its logarithmic fit line). This distinction of load current SNR between the different fundamental frequencies is owed to the fact that the amplifier’s DC-link buffer capacitors ($C_B = 1.8 \, \text{mF}$ in the demonstrator system) present less impedance for the single-phase load ripple current at higher $f_s$ and consequently, it is shunted from the DC-link supply, whose output current is thus experiencing less variation. This improves its voltage regulation and hence, noise is reduced. The DC-link voltage could be measured and used in conjunction with a feedforward compensation method to mitigate the impacts of the DC-link voltage variations. However, as shown in [15], this approach can potentially introduce further noise and thus, deteriorate the SNR.

Generally, however, the SNR is independent of $f_s$, which is expected as the disturbance rejection of the feedback controllers is not affected by the frequency of their reference signals. This is not the case for harmonic distortion as shown in [15], as the control system provides less open-loop gain at higher frequencies, which is needed to attenuate the harmonics at integer multiples of $f_s$.

To further illustrate the influence of the DC supply on the load current noise, Fig. 9 shows measurements where the amplifier output SNR, when operating with a switch-mode laboratory supply, is compared to the performance with a battery supply, comprising six individual, series-connected 12 V lead-acid cells that typically feature a negligible voltage noise. For this measurement, the DC-link voltage is set to $\approx 75 \, \text{V}$ for both supply types. By eliminating the noise of the switch-mode laboratory supply, the load current SNR improves slightly and does not deteriorate at higher load currents.

These measurements emphasize the requirement for low-noise DC supply voltage sources, despite the usage of high-gain feedback controllers. Amplifier operation with single-phase loads are characterized by a large power pulsation, which aggravates the stability of the DC supply further. In case of a switch-mode supply system, a good rejection of signal components at the supply’s switching frequency is also desired, as intermodulation distortion can shift such components into sensitive frequency ranges.

In the following, sensor noise, which is a critical influence factor, is largely eliminated by employing a Kalman filter.

III. Real-Time Kalman Filter

A fundamental impediment of closed-loop feedback systems is their high sensor noise sensitivity, as this noise source is essentially amplified by the (usually) high controller gains [26], [28]. Despite the low-noise voltage and current sensors in the demonstrator system [22], sensor noise can still not be neglected, as it will be shown in this section.

Generally, the Kalman filter presents an approach to provide estimates of unknown or noisy states of a dynamic system (e.g., voltage, current, position, speed etc.), given some knowledge about the dynamic system itself, and usually (noisy) measurements of some (or all) states [29]. Kalman filters, which can manifest in different implementations that are often tailored for specific applications (e.g., with linear or nonlinear dynamic system models), are commonly used in guidance or navigation. Such applications do not require high execution rates of the required calculations due to their limited dynamics. However, as shown in Section II and [15], the controller execution rate is critical for achieving amplifier output waveforms of low noise and distortion.

In the discussed application, the Kalman filter is used to attenuate sensor noise and hence, it must be computed with the same rate as the feedback control system (i.e., in real-time), in order to provide the updated low-noise estimates of the measurements for each control cycle.

Due to their computational complexity, real-time Kalman filters in power electronic applications usually do not exceed execution rates in excess of 5 kHz to 30 kHz, which is insufficient for precision amplifiers due to the accompanying reduction of achievable control gain and/or bandwidth [30]–[34]. By implementing the Kalman algorithm using con-
figurable logic (i.e., with an FPGA), the execution rates can be increased to more than 150 kHz [35], [36]. However, this comes at the cost of a significantly increased implementation complexity and a loss of design flexibility. Consequently, this work presents a real-time Kalman filter implementation, executed as a procedural program that is calculated by a conventional processor. It is part of the demonstrator’s feedback control system and it can provide low-noise estimates of the sensor data at a rate of 100 kHz, while featuring seven system states and four inputs in its underlying dynamic model, as presented in the following.

The Kalman algorithm requires a dynamic model of the physical system. In order to reduce the computational complexity, a linear model of the power amplifier system, illustrated in Fig. 10, is utilized. The switched half-bridges are modeled as controlled voltage sources to obtain a linear system. Its description, including the state vector \( x \), the input vector \( u \), and a vector \( w \) that models noise, can be given by

\[
\dot{x} = Ax + Bu + Gw, \tag{3}
\]

with the state and input vectors as follows:

\[
x = [i_{1A} \ i_{1B} \ i_{2A} \ i_{2B} \ i_l \ u_1 \ u_2]^\top,
\]

\[
u = [u_{1A} \ u_{1B} \ u_{2A} \ u_{2B}]^\top,
\]

and the system matrices as:

\[
A = \begin{bmatrix}
\frac{-R_{1B}}{L_{1B}} & 0 & 0 & 0 & \frac{-1}{L_{1B}} & 0 \\
0 & \frac{-R_{1B}}{L_{1B}} & 0 & 0 & \frac{-1}{L_{1B}} & 0 \\
0 & 0 & \frac{-R_{1B}}{L_{1B}} & 0 & 0 & \frac{-1}{L_{1B}} \\
0 & 0 & 0 & \frac{-R_{1B}}{L_{1B}} & 0 & \frac{-1}{L_{1B}} \\
\frac{1}{C_{1B}} & \frac{1}{C_{1B}} & 0 & 0 & \frac{-1}{C_{1B}} & 0 \\
0 & 0 & \frac{1}{C_{1B}} & \frac{1}{C_{1B}} & \frac{-1}{C_{1B}} & 0
\end{bmatrix},
\]

\[
B = \begin{bmatrix}
\frac{1}{L_{1B}} & 0 & 0 & 0 \\
0 & \frac{1}{L_{1B}} & 0 & 0 \\
0 & 0 & \frac{-1}{L_{1B}} & 0 \\
0 & 0 & 0 & \frac{-1}{L_{1B}} \\
0 & 0 & \frac{1}{L_{1B}} & \frac{-1}{L_{1B}} \\
0 & 0 & \frac{-1}{L_{1B}} & \frac{1}{L_{1B}}
\end{bmatrix},
\]

with \( O \) being the zero matrix where its indices define the number of its rows and columns. The state vector \( x \) includes all capacitor/inductor voltages and currents, and the input vector \( u \) contains the four half-bridge output voltages. In the demonstrator system, all seven states are measured by sensors and consequently, the measurement equation, including the measurement noise term \( v \), is given by

\[
y_m = Ix + v, \tag{4}
\]

with \( I \) being the identity matrix. Noise is described by the process noise \( w \), which accounts for sources of noise within the dynamic system, and measurement noise \( v \), generated by the sensors. The noise is assumed to have a Gaussian probability distribution and a white (i.e., uniform) power spectral density. The corresponding noise covariance matrices \( Q \) and \( R \) are given as \( Q = E(ww^\top) \) and \( R = E(vv^\top) \), where \( E \) is the expected value.

The process noise model is based on the assumption that the four half-bridge voltages are the only sources of noise within the dynamic system (apart from the measurement noise). This is given in the demonstrator hardware, in which the quantization noise of the limited-resolution PWM, or the half-bridge switching jitter, are injecting such process noise into the plant [17]. Other sources of noise within the system, such as EMI with the load (cf. Fig. 2), are neglected due to their comparably small noise powers and often parasitic natures. Consequently, \( G \) is modeled such that the process noise only affects the four half-bridge currents:

\[
G = \begin{bmatrix} I_{sat} & O_{sat} \\ O_{sat} & O_{sat} \end{bmatrix}.
\]

The process noise (co)variances are modeled as

\[
Q = \begin{bmatrix}
\sigma_{1m}^2 & 0 & 0 & 0 & 0 & 0 \\
0 & \sigma_{2m}^2 & 0 & 0 & 0 & 0 \\
0 & 0 & \sigma_{3m}^2 & 0 & 0 & 0 \\
0 & 0 & 0 & \sigma_{4m}^2 & 0 & 0 \\
0 & 0 & 0 & 0 & \sigma_{5m}^2 & 0 \\
0 & 0 & 0 & 0 & 0 & \sigma_{6m}^2
\end{bmatrix},
\]

with \( \sigma_{1m}^2 \) being the noise variance of the half-bridge voltages.
Similarly, the measurement noise covariance matrix is

\[ R = \text{diag}([\sigma_{i_1}^2, \sigma_{i_2}^2, \ldots, \sigma_{i_n}^2]) \]

(7)

which incorporates the variances of the three different types of sensors (half-bridge currents, load current and phase voltages). The diagonal matrix reflects the independence of the sensor noise sources, as each sensor is a self-contained unit which cannot influence the noise of other sensors. The corresponding sensor noise standard deviations, measured during converter operation with no applied voltages or currents, are given as \( \sigma_{i_1} = 2.0 \text{ mA}, \sigma_{i_2} = 83.0 \text{ \textmu A} \) and \( \sigma_{i_3} = 25.0 \text{ mV} \). For each measurement, \( 5 \times 10^5 \) samples are obtained. As shown in [22], the sensor noise levels remain constant in their operating ranges. The low value for \( \sigma_{i_1} \) reflects the effort to create a low-noise measurement for the load current \( i_L \) (i.e., oversampled, 18-bit ADC with optimized analog processing circuitry) [22].

Using the presented system and noise covariance matrices (i.e., \( A, B, G, Q \) and \( R \)), the Kalman filter can be designed. To reduce the required computations during converter operation and thus, to maximize the Kalman filter execution rate, a steady-state implementation of the Kalman estimation method is chosen. It is based on the assumption of constant noise covariance matrices (\( Q, R \)) and hence, does not require the time-consuming calculation of inverse matrices or matrix factorizations [29]. This assumption holds in the considered power converter, as sensor noise and the system’s input noise sources (e.g., PWM or half-bridge switching jitter) maintain a constant and independent noise behavior during operation.

In the presented application, the Kalman filter is implemented in a sampled system and consequently, the discrete-time process noise covariance matrix is determined using Van Loan’s method [29], whereas the continuous-time system description can be converted to a sampled model using common discretization methods such as zero-order hold or Tustin’s method. The design process is well documented and common engineering tools can be used to effortlessly determine the optimal solution of the Kalman estimation problem [29], [37].

For the case of the considered steady-state Kalman filter, the algorithm, which provides the required low-noise measurement estimates, reduces to the calculation of a dynamic system of the following form, where the filtered measurements at each execution step \( n \) are given by \( y_{n,k} \), and \( x_n \) is an internal state that is continuously updated:

\[ x_n = A_k x_{n-1} + B_k y_{n,k} \]

\[ y_n = C_k x_n + D_k y_{n,k} \]

(8)

(9)

Note that the solution of the Kalman estimation problem is embedded in the matrices \( A_k, B_k, C_k \) and \( D_k \) [37]. The vector \( y_{n,k} \), contains the measurements at step \( n \) and \( u_{n-1} \) is the system input as applied in the previous step. The two equations contain only multiplications and additions, and no complex matrix operations such as finding an inverse. Thus, the computations can be performed in a comparably short time.

A key parameter of the Kalman filter is the Kalman gain [29]. Using the system model as described above, the Kalman filter algorithm calculates predictions for the true states of the dynamic system in each execution step. The Kalman gain is then used to weight these predictions relative to the measurements in order to form a weighted estimate of the system states, which in this case, is also the Kalman filter’s output. Consequently, this presents a tuning opportunity. The Kalman gain is determined during the design process as optimal solution of the Kalman estimation problem, and affected by the assumed process noise standard deviation \( \sigma_{i_3} \) (see (6)) [29], [37]. By increasing this value, the filter increases the weight on the measurements compared to the predictions from its linear model, as there is a high uncertainty in the dynamic system (i.e., increased process noise). Consequently, the noise content of the estimates increases. On the other hand, by choosing smaller values for \( \sigma_{i_3} \), which leads to a Kalman gain that weights the measurements less, as the filter then trusts its predictions more, noise in the estimates can be reduced. In summary, the behavior of the Kalman gain can be tuned with the noise covariance matrices, which affect the resulting Kalman gain. As shown in [15], the Kalman gain also affects the linearity of the amplifier due to the utilization of a linear system model in conjunction with a slightly nonlinear physical system. For the demonstrator system, values for \( \sigma_{i_3} \) are experimentally determined in order to maximize the achievable SNR, while still obtaining stable Kalman filters. Values between 1 and 15 result, depending on the utilized load configuration.

Fig. 11 illustrates the implementation of the Kalman algorithm and the signal paths inside the demonstrator’s XilinX Zynq Z-7020 processing system. At the beginning of each PWM cycle (if \( f_{\text{PWM}} = 100 \text{ kHz} \), or every second cycle if \( f_{\text{PWM}} = 200 \text{ kHz} \)), the sensors measure all seven system states and transmit the data to the FPGA fabric, where the raw ADC measurements are rescaled to 32 bit wide fixed-point data vectors that represent the physical quantity in \( \mu \text{A} \) or \( \mu \text{V} \), which is sufficient to cover
the dynamic ranges of the measurements, while also providing sufficiently low quantization noise. If the Kalman filter is enabled, an interrupt is raised in the CPU and the measurements, together with the previously requested half-bridge voltages $u_{\text{dc}}$, are transferred from the FPGA fabric to the cache of one of the ARM Cortex CPUs. Due to the small data payload (44 bytes), this transfer requires approximately the same amount of time with register-based CPU bus transfers (AXI4-Lite) as with a cache-coherent direct memory access. Next, the transferred data is converted to a floating-point representation and the Kalman filter algorithm is computed, using the processor’s floating-point unit, according to (8) and (9). The matrices $A_k$, $B_k$, $C_k$ and $D_k$ are stored as floating-point arrays in the processor memory. The updated estimates $\hat{y}_k$ of the system states are then transferred back to the FPGA fabric (again, as 32-bit fixed-point numbers), where the cascaded controllers are executed using the estimates instead of the measurements. Subsequently, the delta-sigma noise shapers (NS) and pulse-width modulators are updated with the new duty cycles as requested by the control system, and the process, whose execution requires $\approx 8 \mu s$, is complete and repeated with the start of the next PWM cycle.

Fig. 12 shows two frequency spectra of $\hat{i}_L$ to demonstrate the influence of the Kalman filter, as the only difference between the two measurements is the utilization of either the Kalman estimates or directly the measurements for the closed-loop control system. As illustrated, the Kalman filter increases the load current SNR significantly, which is also evident from the lower noise floor in the spectrum. However, as explained in [15], the Kalman filter affects THD unfavorably.

Fig. 13 illustrates the SNR improvement of the Kalman filter for the three analyzed loads, with a controller update rate of $f_{\text{PWM}} = 100$ kHz. As observed in Section II, at very high SNR values, the achievable performance is limited by the noise of the DC supply. Nonetheless, the SNR can be improved in excess of 10 dB by the presented steady-state Kalman filter, which only requires sufficient computational power.

However, despite employing a sophisticated processing platform, the Kalman filter execution rate is limited to 100 kHz, which is mainly caused by the time required to perform the floating-point operations for the calculation of (8) and (9). The execution time could be lowered by implementing the algorithm in the FPGA fabric as a digital design. This, however, substantially increases complexity, prolongs development times and reduces design flexibility [29].

A similar noise performance than what is achievable with an enabled Kalman algorithm can also be obtained with the regular control system, but executed with $f_{\text{PWM}} = 200$ kHz. This facilitates controllers with higher open-loop gains, which reduces the influence of noise sources such as the DC supply or the pulse-width modulators. Fig. 14 illustrates this by comparing the relevant measurements. If the Kalman filter would also be executed at a rate of 200 kHz, the SNR would even further improve. The Kalman filter is especially effective at improving the SNR of the 100 µH load, despite the reduced control gains. This load inductor is not subject to significant external noise due to its few winding turns and small size. Thus, sensor noise is a dominant contributor to the amplifier’s overall output noise in this configuration and hence, the Kalman filter can effectively reduce this noise source. Higher control gains can only marginally improve the SNR of this load, as sensor noise dominates (cf. Fig. 7).
The two other loads generally achieve a better SNR due to their higher impedances, but sensor noise is not dominating, as these inductors are subjected to noise related to external EMI sources (due to their large size and number of winding turns) and hence, the Kalman filter is not as effective.

In summary, the performance gain achievable with the Kalman algorithm depends on the noise environment of the amplifier. If the load current noise is dominated by sensor noise, the Kalman filter can provide a significant improvement. If other sources of noise, which act as disturbances to the control system dominate, it can be advantageous to refrain from utilizing a Kalman filter and instead select a higher controller execution rate. If the increase of $f_{PWM}$ is not possible due to the resulting increase of converter switching losses, a real-time Kalman filter provides a viable method to eliminate noise in closed-loop converter systems that use digitally acquired measurements. Thus, in order to reduce cost and sensor complexity, more noisy voltage or current sensors could also be utilized, as the measurement noise is effectively filtered by the Kalman estimator.

The implications of the Kalman filter on amplifier linearity are discussed in [15], where it is shown that the Kalman estimator rejects harmonic signal components from the measurements, as the linear system model does not account for nonlinearities that cause distortion (like saturating inductors or the dead time of the bridge legs). A similar effect potentially influences the noise rejection of the amplifier when the Kalman filter is used, as the filter’s linear model cannot consider external disturbances, like EMI that couples directly into the load, e.g., into the windings of an actuator. Consequently, such signal components are attenuated by the Kalman estimator and not present in its output. Thus, they do not appear at the inputs of the feedback control system and therefore cannot be rejected. Due to the often parasitic nature of such external noise sources, an application-specific tuning of the Kalman gain is required in order to optimize the overall noise rejection of the amplifier, or an inclusion of such sources, if they can be modeled with sufficient accuracy, in the process noise matrix.

IV. FURTHER NOISE SOURCES

The demonstrator system allows investigating additional sources of amplifier noise. In the following, the benefits of delta-sigma noise shapers on the load current noise of the converter operating under closed-loop conditions is demonstrated. Furthermore, it is revealed that the low-distortion dual buck topology does not have any implications on output SNR.

A. Modulator Quantization Noise

Due to the relatively low-resolution pulse-width modulators often employed in power electronics converters (usually less than 10 bits of amplitude resolution are available for PWM frequencies in excess of 100 kHz). Therefore, significant wide-band quantization noise is added to the PWM output signals, which is consequently also present in the switched half-bridge waveforms [17]. This naturally reduces the load current SNR. Special quantization techniques (delta-sigma modulation/noise shaping) that are capable of creating low-noise (i.e., high-resolution) signals in a certain bandwidths (e.g., from DC to 10 kHz) are thus highly beneficial for low-noise PWM power amplifiers [38]. The basic functionality of this method is briefly explained in the Appendix. As shown in [17], [18], such noise shaping quantizers are added to the input of each PWM unit, which subsequently is able to provide a low-noise PWM output signal in the desired frequency band. Fig. 15 illustrates the (disengangeable) system as used in the demonstrator.

During open-loop operation of the power converter, when no closed-loop feedback system is active, the noise shaper significantly increases the SNR of a pulse-width modulated half-bridge output voltage by up to 30 dB [17]. Fig. 16 illustrates the influence of the noise shapers on SNR during closed-loop converter operation. With bypassed noise shapers, the regular, truncating quantizer creates significant noise and thus, the load current SNR degrades by up to 5 dB. This effect is less pronounced if the higher-gain control system ($f_{PWM}$ = 200 kHz) is utilized, as it is capable of rejecting more quantization noise than the controllers that are executed with 100 kHz. Again, at high load powers, the influence of the DC supply becomes visible as it deteriorates the SNR.

In the same measurement, the load current total harmonic
distortion (THD) is also acquired and it is evident that the noise shaping modulator does not affect amplifier linearity. The distortion measurement method is detailed in [15]. This behavior is expected as the noise shaper only affects quantization noise [17].

A noise shaping modulator is a valuable addition to any low-noise PWM conversion system, as it is capable of attenuating a significant noise source. This is especially relevant for power converters without feedback control systems, as shown in [17], [18]. Nonetheless, the noise shaper benefits are still evident in high-performance closed-loop systems. The implementation of the selected noise shaper only requires two comparably small FIR filters (whose orders are usually smaller than 15) that can conveniently be implemented with an FPGA.

B. Low-Distortion Dual Buck Topology

Due to the realization of the demonstrator bridge legs with two interleaved half-bridges, two different power stage topologies can be implemented in order to investigate their influence on converter output distortion [15]. Fig. 17 illustrates the regular interleaved half-bridge and the dual buck topology, together with their corresponding waveforms.

In the regular interleaved topology, both half-bridges of each phase conduct an (ideally) identical current, i.e., half the output (load) current. However, this topology is subject to distortion caused by half-bridge dead time. The dual buck topology introduces a circulating current between the two half-bridges of each phase (cf. Fig. 17(b)), which renders the half-bridge currents unidirectional and hence reduces dead time related distortion significantly. A detailed analysis and comparison of these topologies is presented in [15].

The effect of the two power stage topologies on the load current SNR is investigated with the measurements in Fig. 18. The experimental analysis reveals that the load current SNR is neither affected by the power stage topology, the employed dead time or the DC supply voltage. This is expected as dead time is always constant and introduces no possible source of noise. The dual buck behavior of the power converter is achieved by altering the current references of the four half-bridge current controllers such that the desired circulating current is introduced. This change in power circuit topology does not provide an additional source of noise. Thus, the only significant disadvantage of the dual buck topology is its increased transistor losses (due to the additional circulating current) and hence, a reduced amplifier output current capability [15].

V. Conclusion

In this paper, important system constituents for achieving low-noise, high-power output waveforms of digitally controlled switch-mode power amplifiers are presented, analyzed and directly compared. The results are, e.g., relevant for the applications of such systems in nanometer-scale positioning tasks such as lithography processes in integrated circuits manufacturing that require actuator current signal-to-noise ratios (SNR) in excess of 100 dB (DC–10 kHz), which is demonstrated in this work. A 400 V power converter based on gallium nitride (GaN) power transistors is used for demonstrating different influence factors. Further details of the prototype can be found in [15].

First, noise is effectively attenuated by a feedback control system. It is shown how digital controllers with high open-loop gains are enabled by fast execution rates and consequently, high converter PWM frequencies. The demonstrator system can achieve a pulse repetition rate of 200 kHz which, compared to a control system executed with half this rate, increases load current SNR by ≥ 10 dB to values in excess of 105 dB.

Measurements with the prototype system reveal the importance of a low-noise DC amplifier power supply, as industrial laboratory supplies are not optimized for low-noise voltage outputs and hence, the amplifier load current SNR is limited at high power levels due to noise injected from the DC supply.

Furthermore, the load current SNR can be improved by employing a real-time, steady-state Kalman filter (seven states and four inputs). It effectively attenuates residual sensor noise, to which the feedback control system in principle reacts sensitively. The high processing power provided by the demonstrator’s combination of FPGA and procedural CPU (Xilinx Zynq) enables a Kalman filter execution rate of 100 kHz, which increases the load current SNR by more than 10 dB, such that it reaches values of more than 108 dB.
Finally, it is shown how the delta-sigma modulating noise shapers, used to mitigate the quantization noise of the low-resolution PWM modulators, improve the load current SNR by up to 5 dB, while not affecting distortion.

As an outlook, several options are feasible to even further increase the amplifier SNR. First, the careful consideration of the DC supply of such switch-mode power amplifiers, with regard to output voltage noise and control stability, could prevent the injection of noise into the amplifier circuit. This is especially important for single-phase amplifier loads, as they are characterized by a pulsating power flow. A power pulsation buffer could be used to relieve the power supply from delivering a pulsating current and/or to stabilize the amplifier’s supply voltage [39]. Additionally, an active power supply filter, basically consisting of a non-isolated DC/DC converter that employs low-noise technologies as presented in this work, could be connected between the (noisy) DC power supply and the precision amplifier, to provide a well-stabilized, low-noise supply voltage.

Another method to increase the load current SNR is offered by paralleling the outputs of \(N\) precision amplifiers (e.g., by interleaving more half-bridges). The output noise of the different converters is (ideally) uncorrelated and hence, the overall noise power only increases with \(\sqrt{N}\), whereas the available power of the intended output signal increases linearly with \(N\), which boosts the achievable SNR [40]. A higher number of interleaved half-bridges could also open the possibility to use only one noise shaper per amplifier phase and operate it at the effective interleaved frequency \(N f_{PWM}\) of the power converter, as opposed to utilizing one noise shaper per half-bridge, operating with \(f_{PWM}\). This increases the modulator’s noise rejection capability in the base band, which further reduces PWM quantization noise [17].

In summary, this work presents a fully digital switch-mode power amplifier with unprecedented output noise levels, resulting in load current SNR figures in excess of 100 dB at rated output. The relatively low realization effort of the proposed system encourages the usage of efficient and high-power switch-mode amplifiers in applications that currently rely on complex and low-efficiency linear or hybrid systems.

### Appendix

#### A. Limits of Digital PWM

Digital PWM is widely adopted for the generation of power switch control signals due to the constant modulation frequency and simple structure. In the presented application, it is used to obtain the half-bridge switch control signals. The modulators are commonly based on digital counters, as illustrated in Fig. 19. It is evident that each counter step represents a possible PWM duty cycle and hence, the duty cycle (and correspondingly, the half-bridge output voltage) can only take values from a discrete set (i.e., it is quantized), with the number of available counter steps representing the respective duty cycle resolution.

![Fig. 19. Digital pulse-width modulation. Each counter step, which, due to its digital nature, is amplitude-quantized, represents a possible duty cycle. Consequently, the duty cycle is also quantized correspondingly, as the half-bridge output voltages can only take values from a discrete set that corresponds to the available duty cycles.](image)

Thus, the achievable SNR of the PWM output signal is limited due to quantization errors that are common to signals of finite amplitude resolution. The SNR of a sinusoidal, amplitude-quantized digital signal (e.g., the modulated half-bridge transistor gate control signal) with a resolution of \(n\) bits can be approximated by

\[
\text{SNR} = 6.02n + 1.76 \text{ dB}.
\]

The corresponding quantization noise occurs in a frequency range from DC to half the signal’s sampling frequency \((f_s/2)\) [20].

To obtain low-noise digital signals (e.g., in this case from a PWM modulator), a sufficient number of amplitude levels is mandatory. This requires high digital clock frequencies such that the digital counter covers all required values within the PWM period. For example, to obtain a PWM signal with a pulse repetition rate of \(f_{PWM} = 50\) kHz and a duty cycle resolution of \(n = 17\) bits, a clock frequency \(f_{Clk} \approx 13.1\) GHz is necessary. However, the physical implementation of high-resolution counters operating at such high clock rates is unfeasible with state-of-the-art digital logic circuits. Consequently, low-SNR PWM signals cannot be generated at PWM frequencies that are common in power electronics (e.g., \(\approx 10\) kHz to 1000 kHz) with regular modulation techniques.

#### B. Delta-Sigma Modulation

Noise shaping delta-sigma modulation comprises different methods that can alter the frequency distribution of quantization noise [38]. In the context of the presented digital power amplifier, the employed noise shaping modulators shift the quantization noise to frequencies above 10 kHz, where it does not affect mechatronic positioning systems. This quantization noise is necessarily generated when low-resolution digital signals are created from high-resolution references, such that regular, low-resolution pulse-width modulators can be employed. Fig. 20 exemplarily illustrates the resulting noise power spectral densities of the signals that are supplied to regular pulse-width modulators. This allows the unaltered replication of the high-resolution reference signals with low-resolution PWM in a certain frequency band.
The basic concept behind a noise shaping signal conversion system, that is used to reduce the resolution of digital signals, is illustrated in Fig. 21. The digital reference input signal has a high amplitude resolution of \( m \) bits, whereas the low-resolution output (\( n \) bits), which, in the discussed application can be used as input for the subsequent pulse-width modulator, is generated by rescaling and truncating the input signal, which maps it to the (smaller) range of the output signal. The transfer function of this exemplarily selected simple arrangement is given as

\[
\text{Output} = e \cdot \frac{1}{1 + \frac{H}{\text{NTF}}} + \text{Input} \cdot \frac{H}{1 + \frac{H}{\text{STF}}},
\]

where the noise transfer function (NTF) determines the effect of the quantization noise \( e \) on the output, and the signal transfer function (STF) describes the behavior of the input signal on the output. Noise-shaping delta-sigma modulation structures are generally designed such that STF = 1.

Thus, only the quantization noise is affected by the delta-sigma modulator, whereby the NTF is selected such that the noise is shifted to higher frequencies (high-pass characteristic).

Fig. 22 illustrates an NTF that attenuates noise in the baseband from DC to 10 kHz by \( \approx 75 \) dB.

Further details on the specific implementation of the delta-sigma modulators utilized in the demonstrator amplifier’s control system are given in [17], [18].

REFERENCES


Mario Mauerer received his M.Sc. degree in electrical engineering from ETH Zurich in 2014. During his subsequent Ph.D. studies, whose corresponding degree he obtained in 2018 from the Power Electronic Systems Laboratory, ETH Zurich, he investigated ultra-high precision and high-power wide-bandgap switch-mode power amplifier systems. He is currently working as a postdoctoral scientist at the Power Electronic Systems Laboratory with research topics regarding precision amplifiers and magnetically levitated three-phase rectifiers, acutators.

Johann W. Kolar received his M.Sc. and Ph.D. degree (summa cum laude / promotio sub auspiciis praesidentis rei publicae) from the University of Technology Vienna, Austria, in 1997 and 1999, respectively. Since 1984, he has been working as an independent researcher and international consultant in close collaboration with the University of Technology Vienna, in the fields of power electronics, industrial electronics and high performance drives. He has proposed numerous novel PWM converter topologies, and modulation and control concepts and has supervised over 70 Ph.D. students. He has published over 650 scientific papers in international journals and conference proceedings, 4 books, and has filed more than 160 patents. The focus of his current research is on ultra-compact and ultra-efficient SiC and GaN converter systems, wireless power transfer, solid-state transformers, power supplies on chip, and ultra-high speed and bearingless motors. Dr. Kolar has received 27 IEEE Transactions and Conference Prize Paper Awards, the 2014 IEEE Middlebrook Award, the 2016 IEEE William E. Newell Power Electronics Award, the 2016 IEEE PECMC Council Award and two ETH Zurich Golden Owl Awards for excellence in teaching. He initiated and/or is the founder of four ETH Spinoff companies. He is a member of the steering committees of several leading international conferences in the field and has served from 2001 through 2013 as an Associate Editor of the IEEE Transactions on Power Electronics. Since 2002 he also is an Associate Editor of the Journal of Power Electronics of the Korean Institute of Power Electronics and a member of the Editorial Advisory Board of the IEEE Transactions on Electrical and Electronic Engineering.