EMI Filter Design for the Integrated Dual Three-Phase Active Bridge (D3AB) PFC Rectifier

M. Heller,
F. Krismer,
J. W. Kolar

Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
EMI Filter Design for the Integrated Dual Three-Phase Active Bridge (D3AB) PFC Rectifier

Morris J. Heller, Student Member, IEEE, Florian Krismer, Member, IEEE, and Johann W. Kolar, Fellow, IEEE
Power Electronic Systems Laboratory (PES), ETH Zurich, Switzerland
heller@lem.ee.ethz.ch

Abstract—A Dual Three-Phase Active Bridge (D3AB) Power Factor Correction (PFC) rectifier features two dc ports: one on the primary side, which is not isolated from the mains, and a second, galvanically isolated dc port on the secondary side. A model for calculating the conducted Electromagnetic Interference (EMI) noise of a 7.5 kW D3AB PFC rectifier operating from a 400 Vrms line-to-line mains and generating dc output voltages of \( V_{dc,1} = 800 \) V and \( V_{dc,2} = 400 \) V is presented in this paper. The EMI model takes into account the implications of the power levels provided at the primary-side and secondary-side dc ports, \( P_1 \) and \( P_2 \), respectively, on the conducted EMI noise and is used to design an EMI filter for a hardware prototype of the D3AB converter topology that is volume-optimized for the considered specifications. The designed filter has a volume of \( 0.17 \text{ dm}^3 = 10.4 \text{ in}^3 \) (0.09 dm\(^3\) = 5.5 in\(^3\)) for the Differential Mode (DM) filter and \( 0.08 \text{ dm}^3 = 4.9 \text{ in}^3 \) for the Common Mode (CM) filter part). As part of the experimental verification of the model, the conducted EMI noise of the hardware prototype is measured under two different workload scenarios, i.e., \( P_1 = 4 \text{ kW}, P_2 = 2.5 \text{ kW} \) and \( P_1 = 0, P_2 = 6.5 \text{ kW} \). Measurements show that the level of conducted EMI noise increases with increasing load on the secondary side, which is consistent with the predictions of the noise model. The complete hardware prototype achieves sinusoidal mains currents with a Power Factor (PF) of \( \lambda = 0.994 \) and a Total Harmonic Distortion (THD) of currents lower than 5.6% at the considered loads and complies with the CISPR 11 class A Quasi-Peak (QP) conducted EMI limit.

I. INTRODUCTION

A three-phase PFC rectifier system which features two independent dc ports (cf. Fig. 1), as, e.g., required for directly supplying a high power drive system (5 kW, 800 V) and a galvanically isolated dc distribution system powering auxiliary systems (2.5 kW, 400 V) is investigated in this paper. Galvanic isolation enables a flexible design of the grounding concept intended for the dc distribution network, which is beneficial, e.g., to achieve low fault currents in case of a line-to-ground fault [1]. Table I summarizes the main specifications of the considered rectifier system.

Typically, series connection of three-phase PFC rectifier and galvanically isolated dc–dc converter is used to realize this type of converter system, with the dc voltage output of the three-phase rectifier being used for supplying high power loads and the dc–dc converter. A literature search reveals a large number of different solutions for this realization, both with unidirectional (e.g. [2]) and bidirectional power flow (e.g. [3]–[5]). Connecting several converter stages in series, though, has the disadvantage that the entire output power must be processed by the rectifier stage. Accordingly, numerous single-stage concepts are presented in the literature which realize both, rectification and galvanic isolation. However, many concepts, such as the topologies based on the Swiss rectifier [6]–[8] and the matrix converter [9]–[11], are unsuitable for the task at hand because they only provide isolated ports.

Integrated converter topologies with two dc ports are commonly derived from a combination of the above-mentioned series connection of a three-phase rectifier and a dc–dc converter, where the rectifier stage is usually implemented as a two-level six-switch Voltage Source Converter (VSC) with line-side input inductors, which allows bidirectional power flow. In these circuit topologies, the three-phase VSC also serves as the High-Frequency (HF) ac source for the HF transformer. Examples in this regard are described in [12]–[14], i.e., the combinations of three-phase VSC and single-phase LLC resonant converter, three-phase VSC and three-phase LLC resonant converter, and three-phase VSC and three-phase Dual Active Bridge (DAB) converter, respectively. In addition, also more exotic circuit topologies are described; for example, [15] explains a rectifier with unidirectional power flow that requires only two controllable power switches. This topology, though, has the disadvantage of discontinuous currents in the line-side input inductors. Furthermore, only the voltage present at one of the two dc ports can be controlled (the remaining voltage varies depending on the load). In contrast, [16] describes a nine-switch topology which allows operation with continuous currents in the line-side inductors and independent regulation of the voltages at the two dc ports. However, in addition to the higher number of semiconductor switches, this topology requires a comparably high dc link voltage.

A common property of the circuit topologies mentioned so far is that the line-side input inductors of the three-phase VSC and the HF transformers of the dc–dc converter are stand-alone components. Thus, the HF voltage components applied to the input inductors, which could be utilized for galvanically isolated power transfer, remain unused. Accordingly, in a further step of integration, the HF transformers of the dc–dc converter can be integrated into the input inductors by adding extra

\begin{table}
\begin{tabular}{|c|c|}
\hline
Ac line voltage (phase-to-neutral, RMS) & \( V_{ac1,\text{rms}} = 230 \text{ V} \) \\
Ac line frequency & \( f_1 = 50 \text{ Hz} \) \\
Primary-side dc link voltage & \( V_{dc,1} = 800 \text{ V} \) \\
Secondary-side dc link voltage & \( V_{dc,2} = 400 \text{ V} \) \\
Maximum total power & \( P_1 + P_2 = 7.5 \text{ kW} \) \\
Primary-side power & \( P_1 = 5 \text{ kW} \) \\
Secondary-side power & \( P_2 = 2.5 \text{ kW} \) \\
\hline
\end{tabular}
\caption{Converter specification.}
\end{table}
windings to the inductors as described in [17], [18]. In a direct comparison of the circuits presented there, the Dual Three-Phase Active Bridge Converter (D3ABC) topology (cf. Fig. 1) proposed and basically described in [18] concerning modulation and operational behavior, advantageously has a lower need for independently controlled semiconductor switches (12 instead of 24), which motivates a further investigation.

This paper focuses on the analysis of Conducted Electromagnetic Interference (EMI) in the D3ABC. The main aim is to derive an EMI model that provides insights into the origins of the EMI noise at the primary-side ac port (ac1), taking the dependencies on the values of the converter components as well as the loads connected to the two dc ports into account. Furthermore, the derived EMI model should be suitable for filter optimization. In this regard, e.g., a converter optimization according to [18] can be complemented by the optimization of the EMI filter. Section II describes the derivation of a simplified equivalent circuit, which enables a comprehensive explanation of the converter’s operating principle. Section III details the modeling of the EMI noise sources and the derivation of the electrical networks that describe the main propagation paths of conducted EMI noise. In this context, a model is developed that can be meaningfully used even during the design phase of the converter, when only few measurement data are available. On the basis of this modeling, Section IV describes the design of an EMI filter that is volume-optimized for the considered specifications, i.e., for defined limitations of conducted EMI and defined safety margins for Differential Mode (DM) and Common Mode (CM) EMI noise. Finally, Section V discusses the results of the experimental verification for two selected workload scenarios. A volume-optimized prototype of the D3ABC with a total power density of $4.1 \text{kW/dm}^3 = 67.4 \text{kW/in}^3$ is used for the experimental verification. Measurement results of the conducted EMI noise show that the realized converter complies with the Quasi-Peak (QP) limit defined in CISPR 11 class A for operation according to Table I.

II. OPERATING PRINCIPLE

Due to the highly integrated character of the D3ABC topology, an overall analysis of the entire system would be relatively complex. However, this is not required, because the D3ABC can be separated into different functional parts, which allows a substantial simplification of the analysis. That separation is explained in this section and comprises the steps listed below.

1) The decoupling of the three-phase system into three independent single-phase circuits (Section II-A).
2) The separation into ac–dc operation without galvanic isolation, i.e., on the primary side and on the secondary side, and dc–dc operation with galvanic isolation between the primary-side and secondary-side dc ports (Section II-B).

A. Independent single-phase circuits

With the assumption of symmetric line voltages, defined as

$$v_{ac_{a,b,c}}(t) = V_{ac1,peak} \sin (2\pi f_t + \theta_{a,b,c}),$$  
(1)

$$V_{ac1,peak} = \sqrt{2} V_{ac1,rms}, \quad \theta_{a,b,c} \in \{0^\circ, 120^\circ, 240^\circ\}.$$  
(2)

line frequency $f_t$, and a modulation without Low-Frequency (LF) CM voltage (e.g., third harmonic injection), the mid-point of the primary-side dc link, MP1, is on the same potential as the line star point. Furthermore, the D3ABC topology employs no CM filter inductors directly in series to the coupled boost inductors ($L_{ac}$, $L_d$ in Fig. 1).\footnote{Only the CM inductors of the EMI filter introduce couplings between the phases. However, the first filter stage, which is composed of three coupled boost inductors ($L_{ac}$, $L_d$) and the three filter capacitors ($C_{df}$) features large DM and CM attenuations of 70 dB and 44 dB, respectively. Therefore, the implications of these couplings on the main converter waveforms, e.g., the currents in the boost inductors, can be neglected.}

For these reasons, the three phases of the D3ABC without EMI filter, i.e., the parts of the circuit depicted in Fig. 1 that are marked with the curly braces referring to primary side and secondary side, can be separated into three single-phase circuits as shown in Fig. 2(a) where MP1 is connected to the line star point. There, the single complex impedance $Z_{EMI}$ approximates the impedance of the EMI filter between the converter and the mains. The voltage source, $v_{ac}$, refers to one of the three phase voltages of the mains.

B. Separation of ac–dc and dc–dc operation

In a first step, it needs to be analyzed whether the power conversion between ac port 1 and dc port 1 (referred to}
as ac1–dc1 operation) and the power conversion between dc port 1 and dc port 2 (dc1–dc2 operation) can be considered separately. For this purpose, the spectrum of the active power at the switching node of the single-phase equivalent circuit depicted in Fig. 2(a), \( P_1(f) \), is analyzed for a typical operating condition. The calculation of \( P_1(f) \) for a given frequency \( f \) requires the phasor of the voltage, \( V_n(f) \), and the complex conjugated phasor of the current, \( I_1^*(f) \), at the switching node,

\[
P_1(f) = \Re \{ V_n(f) I_1^*(f) \}.
\]

These phasors are determined from the corresponding time-domain phasors. Fig. 3(a) shows example waveforms for \( v_n \) and \( i_1 \), which have been calculated for the ac1–dc2 operation as described in [18] with a switching frequency of \( f_s = 6 \text{ kHz} \) (low switching frequency for the purpose of illustration). The calculation uses the voltages and frequency specified in Table I, an output power of \( P_2 = 7.5 \text{ kW} \) at dc2, \( 2\pi f_s L_{ac} \approx 29.5 \Omega \), \( 2\pi f_s L_{ac} \approx 19.6 \Omega \), and \( n = 2.6 \).

Fig. 3(b) depicts the spectrum of the power in one phase calculated with (3), using the same settings as in Fig. 3(b), except for a higher switching frequency of \( 35 \text{ kHz} \). According to this result, the power transfer can be separated into a LF part at \( f = 50 \text{ Hz} \) with positive power (primary-side half-bridge consumes energy) and a HF part for \( f \geq 35 \text{ kHz} \) with negative power (primary-side half-bridge provides energy). The HF part of the spectrum achieves dc–dc power conversion with galvanic isolation from ac1 to dc1. The LF part of the spectrum illustrates the local average values of \( \langle v_n \rangle \) and \( \langle i_1 \rangle \) in Fig. 3(a), which refers to a three-phase PFC rectifier operation without galvanic isolation from ac1 to dc1. The HF part of the spectrum achieves dc–dc power conversion with galvanic isolation from dc1 to dc2.

According to this result, a separation of the analysis for the ac1–dc1 and the dc1–dc2 operation is feasible, provided that \( f_s \) is several orders of magnitude higher than the line frequency \( f_1 \) at ac1. Therefore, the single-phase equivalent circuit is further modified, to clearly reveal this separation. In a first step, the coupled boost inductor (which can be considered like a transformer), is replaced by the equivalent circuit shown in Fig. 2(b). This circuit consists of a magnetizing inductance...
$L_m$, a stray inductance $L_o$, and an ideal HF transformer with a given turns ratio,

$$n \approx N_1/N_2.$$  \(5\)

The circuit resulting after this replacement is shown in Fig. 2(c). In a final step, the paths for the LF current $i_{ac}$ and the HF current $i_{dab}$, highlighted in Fig. 2(c), are separated. This final step is based on the results obtained for the frequency spectrum of the power depicted in Fig. 3(b) and denotes an approximation that is only valid if the assumptions listed below are met.

1) At line frequency of, e.g., $f_1 = 50$ Hz, it is assumed that the capacitances $C_{r1}$ and $C_{r2}$ and the capacitances in the EMI filter feature comparably high impedances and can be approximated by open circuits. Furthermore, all inductions feature very low impedances and can be replaced by short circuits in a first approximation. Based on these considerations, the LF component of $i_{ac}$ passes through the line voltage source, $v_{ac}$, the magnetizing inductance, $L_m = L_{ac}$, and the half-bridge.

2) With regard to HF voltage and current components, it is assumed that the impedance of $C_{sl}$ is much lower than the impedances of $Z_{emi}$ and $L_{ac}$. Accordingly, the HF current $i_{dab}$ is mainly conducted from the switching node of the primary-side half-bridge through the transformer (the secondary-side dc link capacitance $C_{dc,2}$ and filter capacitance $C_{r2}$), the stray inductance $L_o$, and the filter capacitance $C_{r1}$. \(2\)

Consequently, the junction connecting $Z_{emi}$, $C_{r1}$, $L_{ac}$, and $L_o$ can be split into two junctions: the first junction connects $Z_{emi}$ to $L_{ac}$ and the second junction connects $L_o$ to $C_{r1}$. Furthermore, the $Z_{emi}$ value is usually much lower than the impedance of $L_{ac}$ and can be neglected. With this, the equivalent circuit depicted in Fig. 2(d) results, which is similar to the circuit described in [19], [20]. The derived circuit allows to separately analyze the conversion mechanisms that are relevant for the operation as rectifier (ac–dc1) and isolated dc–dc converter (dc1–dc2). In addition, this figure points out that the magnetizing inductance, $L_m$, acts as boost inductance, $L_{ac}$, for ac1–dc1 operation.

1) Ac–dc conversion without isolation: According to Fig. 3, the local average values of $v_n$ and $i_1$ are approximately sinusoidal with a frequency equal to the line frequency. Since $Z_{emi}$ and $L_{ac}$ can be approximated by a short circuit at line frequency, the local average values of the voltages across these components are negligible,

$$\langle v_{emi} \rangle \approx 0, \quad \langle v_{ac} \rangle \approx 0.$$  \(6\)

For this reason, the voltage across the filter capacitor $C_{r1}$ is approximately equal to the line voltage. Furthermore, the primary-side half-bridge must be controlled such that the local average voltage at the switching node, $\langle v_n \rangle$, is approximately equal to the voltage across $C_{r1}$,

$$\langle v_n \rangle = \left( D_1 - \frac{1}{2} \right) V_{dc,1} \approx \langle v_{C11} \rangle \approx v_{ac}.$$  \(7\)

2For simplicity, the triangular HF current in the boost inductance $L_{ac}$ is neglected in this section, since it does not transfer active power.

Based on (1), (2), and (7), the duty cycles of the three primary-side half-bridges result,

$$D_{1,a,b,c}(t) = \frac{1}{2} \left[ 1 + m_1 \sin \left( 2 \pi f_1 t + \theta_{a,b,c} \right) \right],$$  \(8\)

using the modulation index $m_1 = 2V_{ac1,peak}/V_{dc,1}$. A controller slightly adjusts the duty cycles of (8) in order to achieve PFC rectifier operation with defined active and reactive power levels on the primary side as it is known for PFC rectifiers.

2) Dc–dc conversion with isolation: The converter’s dc–dc part represents a DAB converter with primary-side and secondary-side half-bridge circuits (e.g., as proposed in [21]). Due to (8), each primary-side half-bridge is operated with a time-varying duty cycle to achieve PFC rectifier operation. Furthermore, the basic modulation scheme of the D3ABC uses same duty-cycles, $D_1 = D_2 = D$, and same switching frequency, $f_s$, for the primary-side and secondary-side half-bridges.

According to Fig. 2(d), the difference between the voltage at the switching node of the primary-side half-bridge, $v_{n1}$, and the filter capacitance $v_{C11}$ is applied to the primary side of the transformer,

$$v_1 = v_{n1} - v_{C11}.$$  \(9\)

The same applies to the secondary side,

$$v_2 = v_{n2} - v_{C12}.$$  \(10\)

where $v_{C12}$ is determined similar to the primary side, i.e., the voltage across the secondary-side filter capacitor $C_{r2}$ is approximately equal to the LF component of the voltage at the switching node of the secondary-side half-bridge,

$$v_{C12} \approx \langle v_{n2} \rangle = \left( D_2 - \frac{1}{2} \right) V_{dc,2}.$$  \(11\)

in order to prevent saturation of the transformer. The difference between $v_1$ and $n v_2$ is applied to the transformer’s stray inductance, $L_o$, and causes a change of the inductor current, $i_{dab}$. The HF phase shift, $\varphi_p$, between the rectangular transformer voltages $v_1(t)$ and $v_2(t)$, as defined in Fig. 4, is used to control the power transferred between dc1 and dc2 [18].

$$P_{dc1dc2} = \frac{nV_{dc1}V_{dc2}}{2f_sL_o} \varphi_p \left( 2D(1-D) - |\varphi_p| \right).$$  \(12\)
III. NOISE MODEL OF THE D3ABC

An EMI model that can be used in the design phase is typically a mixture of physical and behavioral component models, as presented, for example, in [25]–[27]. Procedures described therein propose the identification of the main sources of EMI noise, separation into DM and CM EMI noise components, and identification of main propagation paths of DM and CM EMI noise. Depending on availability, the parameterization of the model can be based on data sheet values, simulations, or measured data. Based on this, the additional attenuation of DM and CM EMI noise required to comply with EMI regulations can be determined. The required attenuation enables the design of a suitable EMI filter, which is typically optimized based on a certain cost function, e.g., minimum filter volume, while meeting certain constraints (e.g., maximum current ripple and maximum reactive power at line frequency) [28]–[30].

In the following, a complete EMI noise model of the D3ABC, i.e., valid for DM and CM EMI noise, is determined. This is used in a subsequent step to derive the DM and CM EMI noise models in Section III-A and Section III-B, respectively.

The six half-bridges represent the EMI noise source of the D3ABC topology. Based on the assumption of constant dc link voltages, each half-bridge can be replaced by a voltage source with a rectangular output voltage waveform similar to the voltage at the switching node of the half-bridge shown in Fig. 3(a), i.e., $v_{n,a}$, $v_{n,b}$, and $v_{n,c}$ on the primary side and $v_{N,A}$, $v_{N,B}$, and $v_{N,C}$ on the secondary side. These voltages are further divided into two CM voltage sources,

$$v_{cm,1} = \frac{v_{n,a} + v_{n,b} + v_{n,c}}{3},$$
$$v_{cm,2} = \frac{v_{N,A} + v_{N,B} + v_{N,C}}{3},$$

for primary side and secondary side, respectively, and six DM voltage sources,

$$v_{dm,1,a,b,c} = v_{n,a,b,c} - v_{cm,1},$$
$$v_{dm,2,A,B,C} = v_{N,A,B,C} - v_{cm,2},$$

At this point it is to be noted that the three primary-side half-bridges and the three secondary-side half-bridges are operated with interleaving, i.e., the carrier signals of the PWM units are phase-shifted to each other by 120°. Waveforms for the primary side DM and CM voltages, $v_{dm,1}$ and $v_{cm,1}$, calculated according to Section III-C and the respective local average values ($\langle v_{dm,1,a}\rangle$ and $\langle v_{cm,1}\rangle$) are shown in Fig. 5(a) (using a low switching frequency of 6 kHz for the purpose of illustration). The average value of $\langle v_{cm,1}\rangle$ is zero, i.e., no LF CM voltage is injected with this modulation scheme. The spectra of these voltages (for $f_s = 35$ kHz) are shown in Fig. 5(b).

Replacing the half-bridges in Fig. 1 by the voltage sources that model the CM and DM voltage components defined in (13) and (14) and omitting the EMI filter components (i.e., the EMI filter, $C_{cmdc,1}$, and $C_{cmdc,2}$) results in the circuit depicted in Fig. 6. The EMI filter is not part of Fig. 6, since the EMI noise models derived in this Section are the basis for the EMI filter design in Section IV. In order to characterize the HF EMI noise with a defined line impedance, a three-phase ac LISN is placed between the converter and the three-phase ac line. According to [31], the simplified network of the LISN consists of three inductors, three capacitors, and three resistors, i.e., $3 \times 50$ uH, $3 \times 250$ nF, and $3 \times 50$Ω, respectively, as shown in Fig. 6. The line voltage sources are approximated by short circuits with regard to HF EMI noise.

The red capacitor symbols with dashed connecting lines in Fig. 6 represent the considered parasitic coupling capacitances of the physically largest components in the circuit (transformers and semiconductors with heat sink). Due to the sizes of these components, it is expected that their parasitic couplings are considerably high and therefore become relevant already at the first spectral component of the EMI noise that enters the regulated EMI frequency band, i.e., at $f = 175$ kHz. Since it

---

3Behavioral models are parameterized on the basis of measured data and allow accurate predictions of conducted EMI [22]–[24]. However, the necessity of having comprehensive measurement data is in contradiction to the initial situation of a converter development, during which usable measurement data is only available to a limited extent. In contrast, physical models are based on component-specific physical interrelationships and hence rely, e.g., on material data and component geometries. Such models, though, are often highly simplified and therefore less accurate than behavioral models.

4With this, the CM voltage component at $f = f_s$ is reduced by 11.5 dB (at the cost of an increase of the DM component at $f = f_s$ by 6.8 dB). This significantly reduces parasitic ringing that may occur in the CM equivalent circuit (derived in Section III-B and depicted in Fig. 8(c)) at $f = f_s$ due to the relatively small dc link capacitances, $C_{lec,1}$ and $C_{lec,2}$, cf. Table II in Section IV.

5Compared to the primary side, the secondary-side voltages have the same shape and a different amplitude (the secondary-side dc link voltage is half of the primary-side dc link voltage) and are phase-shifted by the HF phase-shift, $\varphi_p$. 
is found that the self-resonance frequencies of all components are above 175 kHz (the lowest self-resonance frequency results for $C_{L}$ with a resonance frequency of 350 kHz), the modeling of self-resonances of converter components was omitted for the sake of clarity.

The HF properties of the loads connected to dc$_{1}$ and dc$_{2}$, e.g., characterized by parasitic inductances in series to each load or parasitic capacitances to Protective Earth (PE), have an impact on the EMI noise at ac$_{1}$. However, load characteristics depend on the application and their HF properties are a priori unknown. For this reason, loads are replaced by suitable substitutes in order to facilitate a complete (terminated) EMI noise model. With regard to the DM EMI noise at each dc port, parasitic resonances between the load and the dc link would lead to a significant increase in conducted EMI. For the analysis, it is therefore assumed that dc-LISN networks$^{6}$ are inserted between the respective dc link capacitors and the connected loads, such that resonances between the dc links and the loads can be excluded. In the context of CM EMI noise, it is mainly the parasitic earth capacitances of the load that have an impact on the conducted EMI. A detailed analysis reveals highest levels of EMI noise at ac$_{1}$ if the primary-side dc load has no parasitic capacitance to PE. This is achieved by placing a CM filter inductor between dc$_{1}$ and the dc-LISN. The high impedance value of the CM filter inductor (ideally) acts as an open circuit at HF and therefore the load connected to dc$_{1}$ is omitted in Fig. 6. On the secondary side, the worst-case is found to be present if the load features a large capacitance to PE which is clarified as part of the explanation of the CM EMI model in Section III-B. There it becomes apparent that the effective CM impedance of the dc-LISN is low enough to be considered as worst-case load scenario. It is to be noted that the presented model is intended for the design of the ac-side EMI filter and therefore, the ac-side DM EMI noise sources of the model, such as described in [32], are not included.

Due to the rectangular waveform characteristics of the DM and CM noise voltages, the corresponding amplitude spectra feature envelopes that decrease with $-20 \text{ dB/dec}$. Therefore, the EMI noise levels for frequencies close to 150 kHz are most relevant for the design of the EMI filter, given that the switching frequency is below the frequency range that is regulated for EMI ($f \in [150 \text{ kHz, } 30 \text{ MHz}]$). As a final note, the derived models are expected to be useful up to a frequency of approximately 1 MHz and attenuations of up to approximately 100 dB. The limitation related to damping is based on the fact that also very weak coupling between a filter node where high ac excitations are present (i.e., toward the switching stage) and a filter node with very low ac excitations (toward the grid) substantially increases the ac excitation at the grid-side node of the filter. Such coupling could be reduced by further improving the filter layout, e.g., by using a placement of the filter components that is similar to the schematic diagram of the filter (with this, the input-side and output-side filter components are located far from each other). However, in view of the need for a high power density, this typically is not possible in industrial designs, for which reason a certain reduction in filter attenuation is accepted.

A. DM EMI model of the D3ABC

To isolate the DM EMI noise component from the CM components, the CM voltage sources are set to zero, $v_{cm,1} = v_{cm,2} = 0$. Furthermore, a symmetric three-phase system is assumed and all component tolerances are neglected. Therefore, no CM voltage components can occur in the circuit and the noise levels in all three phases, a, b, and c, are the same. Accordingly, it is sufficient to analyze a single phase, e.g., phase a. Due to the absence of CM voltage components, the electric potentials at the star-points of the DM noise voltage sources, $v_{dm,1,a,b,c}$ and $v_{dm,2,A,B,C}$, and at the star-points formed by $C_{T1}, C_{S1}, C_{T2}$, and $C_{S2}$ are all equal. For this reason, voltages across $C_{1}, C_{2}, 2C_{dc,1}$, and $2C_{dc,2}$ are zero, i.e., these components can be replaced by short circuits, and the dc inductors, $L_{dc}$, as well as the dc-LISN can be neglected. Finally, each real transformer in Fig. 6 is replaced by the circuit in Fig. 2(b), which results in the single-phase equivalent circuit shown in Fig. 7(a).

As indicated in Fig. 7(a), the total DM EMI noise, $v_{dm,1}$, that is applied to the LISN is equal to the voltage ripple across $C_{T1}$, which depends on the capacitor current. The capacitor current is composed of the currents through $L_{sr}$ and $L_{ac}$, i.e., $i_{dmb,ab}$ and $i_{dmb,ac}$, respectively. For a meaningful design of $C_{T1}$ and $C_{T2}$, which implies that the resonance frequency of $L_{sr}$, $C_{T1}$, and $C_{T2}$ is below the switching frequency, it can be assumed that $i_{dmb,t} \ll v_{dm,1}$ and $v_{dm,1} \ll v_{dm,2}$ apply. Therefore, the feedback of $v_{dm,1}$ on the currents $i_{dmb,dab}$ and

---

$^{6}$Fig. 6 depicts the network of the dc-LISN, which consists of two inductors (50 µH each), two capacitors (470 nF each), and two resistors (50 Ω each).
\[ i_{\text{dm,bst}} \text{ is negligible and the implications of the two currents on } v_{\text{dm,t}} \text{ can be analyzed separately.} \]

Following the path of the current \( i_{\text{dm,dab}} \), i.e., \( L_{\text{ac}} \) is left open, reveals the circuit shown in Fig. 7(b). There, the primary-side referred values of the secondary-side filter capacitor, \( C_{\text{f1,2}} = C_{\text{f1,2}}/n^2 \), and the secondary-side DM voltage source, \( v_{\text{dm,2}} = n v_{\text{dm,2}} \), are connected in series to the primary-side DM voltage source, \( v_{\text{dm,1}} \). It is to be noted that the total voltage across \( v_{\text{dm,1}} \) and \( v_{\text{dm,2}} \) is equal to the voltage difference \( v_{\text{dm,1}} - v_{\text{dm,2}} \). Accordingly, \( v_{\text{dm,1}} - v_{\text{dm,2}} \approx 0 \) results for zero HF phase shift, \(|\varphi|\), between \( v_{\text{dm,1}} \) and \( v_{\text{dm,2}} \) if \( V_{\text{dc},1} = n V_{\text{dc},1} \) applies. In this case, \( i_{\text{dm,dab}} \) is zero. With increasing value of \(|\varphi|\), i.e., increasing power transfer between dc and dc, cf. (12), the voltage applied to \( L_{\sigma} \), \( v_{\text{dm,1}} - v_{\text{dm,2}} \), and with this, \( i_{\text{dm,dab}} \) increase. As a consequence, the EMI noise component, \( v_{\text{dm,}\sigma} \) in Fig. 7(b), increases if the secondary-side load increases.

Following the path of the current \( i_{\text{dm,bst}} \) gives the circuit shown in Fig. 7(c). This current features a triangular shape that is typical for VSCs. The HF components of \( v_{\text{dm,1}} \) are mainly defined by the line voltage and the dc link voltage and are practically independent of the load. For this reason, the related EMI noise component, \( v_{\text{dm,\sigma}} \), is also independent of the load (assuming constant inductance \( L_{\sigma} \)).

The total DM EMI noise is obtained by means of superposition,

\[ v_{\text{dm,t}} = v_{\text{dm,\sigma}} + v_{\text{dm,\sigma}} \quad (15) \]

B. CM EMI model of the D3ABC

For the analysis of the CM equivalent circuit of the converter’s EMI model, the DM voltage sources in Fig. 6 are set to zero, \( V_{\text{dm,1,2,3}} = V_{\text{dm,2,2,3}} = 0 \). Consequently, the three primary-side phases of the D3ABC can be considered to be connected parallel to each other and the same applies to the three phases of the secondary side. As for the analysis conducted for DM EMI noise, a symmetric three-phase system is assumed, with all component tolerances being neglected. With this, the circuit shown in Fig. 8(a) results for the D3ABC without EMI filter. In a subsequent step, the transformer is replaced by the equivalent circuit shown in Fig. 2(b), which leads to the network depicted in Fig. 8(b).

The total CM EMI noise voltage at the LISN, \( v_{\text{cm,1}} \), is the sum of the CM EMI noise voltages across \( 3C_{\text{f1}} \) and \( C_{\text{1}} \). Accordingly, \( v_{\text{cm,1}} \) depends on the CM EMI noise currents in the capacitors \( 3C_{\text{f1}} \) and \( C_{\text{1}} \). In the presented analysis, these capacitor currents are split into the four partial currents marked in Fig. 8(b): \( i_{\text{cm,dab}} \), \( i_{\text{cm,bst}}, i_{\text{cm,p1}}, i_{\text{cm,p2}} \). The implications of these currents on \( v_{\text{cm,1}} \) are detailed in the following. It should be noted that \( v_{\text{cm,t}} \ll v_{\text{cm,1}} \) and \( v_{\text{cm,t}} \ll v_{\text{cm,2}} \) is assumed. Accordingly, the feedback of \( v_{\text{cm,t}} \) on \( i_{\text{cm,dab}}, i_{\text{cm,bst}}, i_{\text{cm,p1}}, i_{\text{cm,p2}} \) is negligible and each of the four partial currents can be analyzed separately.

Following the path of the current \( i_{\text{cm,dab}} \), i.e., \( L_{\text{ac}/3}, 3C_{\text{f1}}, 3C_{\text{f2}}, \) and \( 3C_{\text{T}} \) are left open, reveals the circuit shown in Fig. 8(c), which is similar to Fig. 7(b) except for the dc link capacitances, \( 2C_{\text{dc,1}} \) and \( 2C_{\text{dc,2}} = 2C_{\text{dc,2}}/n^2 \), and the parasitic capacitance \( C_{\text{1}} \). At the ac-side interface, marked with \( v_{\text{cm,\sigma}} \), the parasitic capacitance \( C_{\text{1}} \) is in series with the parallel path to \( C_{\text{dc,2}} \) exists, through \( C_{\text{2}}, Z_{\text{LISN}/2} \), and \( L_{\text{dc}/2} \), but the current in this parallel path is negligible.

\[ \text{On the secondary side of the equivalent circuit shown in Fig. 7(b), which leads to the network depicted in Fig. 8(b).} \]
remaining circuit. The rms value of $i_{cm,dab}$ increases with the HF phase shift, $|\varphi_p|$, and, accordingly, the operating power of the isolated dc–dc part of the D3ABC is increased. For this reason, $v_{cm,\varphi}$ increases as the load on the secondary side increases.

Following the path of the current $i_{cm,bst}$, i.e., $L_d/3$, $3C_{S1}$, $3C_{S2}$, and $3C_T$ are left open, gives the circuit shown in Fig. 8(d) that corresponds to the DM circuit in Fig. 7(c), except for the additional dc link capacitance, $2C_{dc1}$, and the capacitance $C_1$, which appears at the input of the network and in series to the remaining circuit. Since $v_{cm,t}$ does not depend on the load, and assuming that $L_d/3$ is constant, the partial CM EMI noise voltage $v_{cm,c}$ does not depend on the load either.

Finally, the circuit shown in Fig. 8(e) results if $L_d/3$ and $L_d/3$ are left open. With this approximation, the filter capacitance $C_{Fl}$ is in series to the remaining circuit. Mainly the primary-side CM voltage source $v_{cm1}$ contributes to the formation of $v_{cm,p}$, by means of the current $i_{cm,p1}$, which primarily flows through the series connected capacitors $2C_{dc1}$, $\approx 3(C_{S1} + C_T)$, and $C_{Fl}$. The current $i_{cm,p2}$ that is generated by the secondary-side CM voltage source $v_{cm,2}$ is comparably small and, consequently, the HF phase shift, $\varphi_p$, has a minor impact on $v_{cm,p}$. A respective circuit simulation of the investigated D3ABC reveals that $v_{cm,p}$ increases by less than 3 dB at 175 kHz if the output power at port dc1 is decreased from 4 kW to 0 and, at the same time, the output power at port dc2 is increased from 2.5 kW to 6.5 kW (these power values stem from the example workload scenarios 1 and defined in Section V-D).

It is worth noting that, according to the equivalent circuit in Fig. 8(e), the value of $i_{cm,p2}$ increases as the CM impedance of the load connected to the secondary-side dc port, represented here by $Z_{LISN}$, decreases. Accordingly, the highest value for $i_{cm,p2}$ results if $Z_{LISN}$ is replaced by a short circuit. However, in terms of a worst-case estimation, it is sufficient if $Z_{LISN}$ is much smaller than the impedance of $3C_{S2}$. According to Section IV-A, $C_{S2}$ has an estimated value of 200 pF for the hardware investigated in this work. Thus, in the considered frequency range of 150 kHz $< f < 1$ MHz, the impedance of $3C_{S2}$ is between 1.8 kΩ and 270 kΩ, which is more than a factor of 10 larger than $Z_{LISN}/2 = 25 \Omega$. Consequently, the CM impedance of the dc-LISN sufficiently represents the worst case in the considered case.

The total CM EMI noise is obtained by means of superposition,

$$v_{cm,t} = v_{cm,\varphi} + v_{cm,c} + v_{cm,p}.$$  \hfill (16)

C. Verification of the EMI models

To verify the derived EMI models, the spectra of the DM and CM noise calculated with the EMI models, i.e., without EMI filter, have been compared to the DM and CM noise spectra obtained from circuit simulations of the converter. The characterization of the DM and CM noise sources of the EMI models is a three-step process, which has been realized with MATLAB. First, the time-domain waveforms of the voltages at the six switching nodes over a mains period are calculated based on the duty cycles and the HF phase shift defined by (8) and (12), for the operating conditions listed in Table I. In a subsequent step, the waveforms of the DM and CM voltages, i.e., $v_{dm,1}(t)$, $v_{cm,1}(t)$, $v_{dm,2}(t)$, and $v_{cm,2}(t)$, are calculated, as shown in Fig. 5(a) for the primary-side DM and CM voltages. Finally, the corresponding spectra, e.g., depicted in Fig. 5(b), are determined with this, the noise voltages at the mains-side interface of the converter, $v_{dm,1}(t)$ in Fig. 7(a) and $v_{cm,1}(t)$ in Fig. 8(b), are determined by superposition.\footnote{In anticipation of the findings of Section IV, the EMI models are parameterized using the values listed in Table II and Table III for the converter components and parasitic capacitances for these calculations.}

In order to determine the expected upper and lower boundaries of the noise voltage measured by a CISPR-compliant QP detector, the spectra of $v_{dm,1}(t)$ and $v_{cm,1}(t)$, i.e., $V_{dm,\text{rms}}(f)$ and $V_{cm,\text{rms}}(f)$, are post-processed by estimating the minimum and maximum QP signal levels as proposed in [31] for a defined receiver bandwidth of $RBW = 9$ kHz. The estimation of the minimum QP signal level (in the following referred to as $Min$ estimate) of the DM voltage at the LISN (in dBµV) can be calculated with

$$V_{dm,\text{min}}(f) = 20 \text{ dBµV log}_{10} \left( \frac{1}{1 \text{ µV}} \sum_{\xi=f-\frac{RBW}{2}}^{f+\frac{RBW}{2}} V_{dm,\text{rms}}(\xi)^2 \right).$$ \hfill (17)

which represents an equal spectral power within $RBW$. In a similar way, [31] proposes an estimation of the maximum QP signal level (in the following referred to as $Max$ estimate) calculated with

$$V_{dm,\text{max}}(f) = 20 \text{ dBµV log}_{10} \left( \frac{1}{1 \text{ µV}} \sum_{\xi=f-\frac{RBW}{2}}^{f+\frac{RBW}{2}} V_{dm,\text{rms}}(\xi) \right).$$ \hfill (18)

The same expression can be used to evaluate the $Min/Max$ estimates of the CM noise components. The lower and upper solid lines in Fig. 9(a,b) represent the calculated results for these boundaries.\footnote{Due to the symmetry of the simulated circuit, the DM components of all phases are identical. Therefore, only the spectrum of phase a is shown.}
This section describes the design of an EMI filter for a given prototype of the D3ABC topology using the EMI noise models of Section III. The power stage of the prototype has been optimized by means of an $\eta$–$\rho$-Pareto optimization as described in [18] in a preceding step. The separation between the EMI filter and the power stage is made according to the EMI filter and the power stage is made according to the Section IV-A in order to determine the required attenuation characteristics of the EMI filter. Thereafter, the design of the EMI filter is described in Section IV-B and Section IV-C for the DM and CM parts of the EMI filter, respectively. The EMI filter is designed to comply to the CISPR class A QP limit for $P_1 = 5 \text{kW}$ at the port $dc_1$ and $P_2 = 2.5 \text{kW}$ at $dc_2$ as described in Section I.

A. EMI noise voltages without EMI filter part

In order to enable the estimation of the spectra of the DM and CM voltage components at the LISN without EMI filter, the values of the parasitic capacitances $C_{S1}$, $C_{S2}$, $C_1$, $C_2$, and $C_T$ must first be estimated.

The parasitic capacitances from the switching nodes to PE, $C_{S1}$ and $C_{S2}$, are partly determined by the metal areas on the back of the low-side transistors, since all MOSFETs are mounted on a conductive heat sink that is connected to PE, and partly due to the parasitic capacitances between the high-side gate driver and PE. A respective estimation reveals $C_{S1} \approx C_{S2} \approx 200 \text{ pF}$.

With regard to the parasitic capacitances that are present between the midpoints of the dc links and PE, $C_1$ and $C_2$, it is assumed that these capacitances are mainly due to the high-side transistors and the low-side gate drivers. However, compared to $C_{S1}$ and $C_{S2}$, the low-side gate drivers of each side of the converter (primary and secondary) share a common supply, which reduces the value of the parasitic capacitances. Accordingly, a value of approximately $450 \text{ pF}$ has been determined for $C_1$ and $C_2$.

Finally, the parasitic capacitance of each coupled inductor / transformer is estimated based on ideal plate capacitor approximations. For this, the overlapping areas between the coils of the primary side and the secondary side are approximated...
by a first plate capacitor, \(C_{T,12}\). The areas between the coils and the magnetic core are approximated by two further plate capacitors, \(C_{T,1c}\) and \(C_{T,2c}\), for primary side and secondary side, respectively. These two capacitors are connected in series with the impedance of the magnetic core material. With respect to this impedance, reference [33] reveals a measured conductivity \(\sigma \geq 0.5\) S/m for the ferrite core material 3C95, i.e., a material that is similar to the core material used in this paper (N95). Furthermore, it is found that the conductivity increases for increasing frequency. A similar increase was obtained for the measured impedance characteristic of another related ferrite material (N87) in [34]. There, the measurements show a decrease in impedance with increasing frequency throughout the entire frequency range between 100 kHz and 50 MHz. A comparison of the impedances of the parasitic capacitances and the resistance of the core at the relevant frequency of 175 kHz reveals that the impedance of the core can be neglected. Thus, the total parasitic capacitance, \(C_T\), is calculated with

\[
C_T = C_{T,12} + \frac{C_{T,1c}C_{T,2c}}{C_{T,1c} + C_{T,2c}},
\]

i.e., \(C_{T,12}\) is connected in parallel to the series connection of \(C_{T,1c}\) and \(C_{T,2c}\). Table III lists the values estimated for \(C_{S1}\), \(C_{S2}\), \(C_1\), \(C_2\), and \(C_T\).

The values of the Max estimates for the DM and CM EMI noise determined in Section III-C and shown in Fig. 9 serve as a basis to define the required attenuations of the DM and CM parts of the EMI filter. It can be seen that the 5th harmonic of the switching frequency, at \(f_{s} = 175\) kHz, is the first harmonic component that enters the EMI frequency range defined by the CISPR regulation.

### B. DM filter design

Fig. 10 depicts the flow chart of the DM EMI filter design procedure, revealing the individual design steps in simplified form. According to the spectrum of the Max estimate depicted in Fig. 9(a), the highest attenuation of 21 dB is required at the lowest frequency that is relevant for the EMI filter, \(f \approx 5f_s = 175\) kHz. Therefore, the EMI filter is designed with respect to this requirement. However, the required attenuation at 175 kHz is increased by 6 dB, to 27 dB, in order to take into account an eventual increase of the EMI noise voltage due to superimposed CM noise voltage components.

In a first step, a single \(L-C\) filter stage was considered. However, to achieve the required attenuation, the resonance frequency of this filter stage would need to be equal to \(33\) kHz, which is very close to the switching frequency and leads to a HF rms current of more than 5 A at \(35\) kHz. A significant reduction of this HF current, e.g., to less than 1 A, could only be achieved by substantially increasing the filter inductance and/or capacitance, but this leads to an intolerable increase of the filter volume and/or the reactive power consumption at mains frequency.

For these reasons, the two-stage \(L_{dm,1}-C_{dm,1}-L_{dm,2}-C_{dm,2}\) filter structure depicted in Fig. 11(a) has been considered in a second step. The resonance frequencies of this network are greater than the switching frequency to allow a small filter volume. In order to prevent resonant amplifications at the harmonics of the switching frequency, a forbidden frequency range was defined around the frequencies of the harmonic components of the EMI noise voltages,

\[
f_{forbidden} \in \left[ k f_s - \frac{\Delta f}{2}, k f_s + \frac{\Delta f}{2} \right],\quad k \in \mathbb{N},
\]

where it was found that \(\Delta f = 6\) kHz enables sufficiently low HF rms currents in the filter inductors. Furthermore, the compact off-the-shelf inductors that are used to realize \(L_{dm,1}\) and \(L_{dm,2}\) are subject to partial saturation (i.e., their inductances drop with increasing current; the considered peak value of the ac current is \(I_{ac,peak} = 16.4\) A). For this reason, the resonance

---

**TABLE III. Estimated values of the parasitic capacitances.**

<table>
<thead>
<tr>
<th>Capacitance</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Primary-side switch-node capacitances</td>
<td>(3 \times C_{S1} = 3 \times 200) pF</td>
</tr>
<tr>
<td>Secondary-side switch-node capacitances</td>
<td>(3 \times C_{S2} = 3 \times 200) pF</td>
</tr>
<tr>
<td>Secondary-side parasitic dc link capacitance</td>
<td>(C_1 = 450) pF</td>
</tr>
<tr>
<td>Parasitic transformer capacitances</td>
<td>(3 \times C_T = 3 \times 100) pF</td>
</tr>
</tbody>
</table>

---

**Fig. 10.** Step by step illustration of the DM EMI filter design process. For the CM filter, the process is very similar, with the following differences: the maximum CM capacitance is limited by the maximum permissible line-frequency current on PE, the last filter stage has no CM capacitance, and the values of the CM filter capacitances, \(C_{cmdc,1}\) and \(C_{cmdc,2}\), must also be iterated. 

---

© 2022 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.
frequencies of the filter depend on the instantaneous values of the phase currents, which must be taken into account when evaluating (22). Accordingly, the optimization of the EMI filter with respect to minimum filter volume is not straightforward and has been conducted by means of an exhaustive search over a range of possible component values.

This exhaustive search considers a set of initial inductances,

\[ L_{dm,1}, L_{dm,2} \in \{3.3, 6.8, 8.2, 10, 12, 22\} \mu\text{H}, \quad (23) \]

and a set of corresponding reduced inductances (to take partial saturation at \(I_{ac,peak} = 16.4A\) into account),

\[ L_{dm,1,\text{min}}, L_{dm,2,\text{min}} \in \{3.2, 5.0, 6.1, 8, 9, 16.5\} \mu\text{H}. \quad (24) \]

For each of the capacitances, \(C_{dm,1}\) and \(C_{dm,2}\), one ceramic capacitor with 56 nF in parallel to one or two film capacitors with

\[ C \in \{100, 120, 150, 220, 330, 470\} \mu\text{F} \quad (25) \]

is considered. Table IV lists the component values that result for the optimized EMI filter and Fig. 11(b) depicts the Transfer Functions (TFs) of the two-stage filter for unsaturated and partially saturated inductors. The vertical red lines in Fig. 11(b) indicate the harmonics of the switching frequency and partially saturated inductors. The vertical red lines in Fig. 11(b) indicate the harmonics of the switching frequency and partially saturated inductors.

Now that the attenuation characteristic and the structure of the CM part of the EMI filter are defined, the component values need to be determined such that minimum filter volume results. In this regard, the stringent limitation of the maximum permissible line-frequency current on PE to a rms value of 3.5 mA confines the maximum allowable capacitances of the CM EMI filter capacitors to relatively small values. In a considered worst-case scenario, with an assumed line voltage imbalance of 6% (according to IEC 60939-3) and capacitance tolerances of ±10% (for both the DM and CM EMI filter

In the course of the design of the CM part of the EMI filter, four different filter structures were considered, starting from a 2\textsuperscript{nd}-order structure \((L_{cm,1} - C_{cm,1})\) to a 4\textsuperscript{th}-order structure \((L_{cm,1} - C_{cm,1} - L_{cm,2} - C_{cm,2} - L_{cm,3})\), with the 3\textsuperscript{rd}-order filter structure achieving the lowest total volume.

C. CM filter design

According to Fig. 9(b), the Max estimate of the CM EMI noise voltage slightly increases for increasing frequency. However, this increase will already be more than compensated for with a 2\textsuperscript{nd}-order filter, since the filter’s attenuation characteristic is \(-40\text{ dB/decade}\). For this reason, the CM part of the EMI filter must provide an attenuation of 40 dB at \(5f_{s} = 175\text{ kHz}\) to meet the given limit. This attenuation is increased by 6 dB to ensure that the total EMI noise voltage, i.e., the superposition of its DM and CM voltage components, does not exceed the given limit and, in addition to this, by 10 dB to account for component tolerances and uncertainties in the estimations of the parasitic capacitances. With this, a required attenuation of 56 dB at 175 kHz results.

The considered CM part of the EMI filter is a third-order \(L_{cm,1} - C_{cm,1} - L_{cm,2}\) filter structure,\(^{10}\) which is integrated into the previously determined DM part of the EMI filter according to Fig. 1, i.e., \(L_{cm,1}\) is connected in series to the three DM filter inductors \(L_{dm,2}\), the CM filter capacitor is inserted between the star point formed by the three DM filter capacitors \(C_{dm,2}\) and PE, and \(L_{cm,2}\) is inserted at the mains-side input of the EMI filter. In addition, CM filter capacitances, \(C_{cm,1}\) and \(C_{cm,2}\), are included between the midpoints of the primary- and secondary-side dc links and PE as shown in Fig. 1.

Fig. 12(a) depicts the CM equivalent circuit of the EMI filter (without \(C_{cmdc,2}\), since these capacitors are in parallel to \(C_{i}\) and \(C_{o}\), cf. Fig. 1).

It should be noted that the attenuation characteristic and the structure of the CM part of the EMI filter are defined, the component values need to be determined such that minimum filter volume results. In this regard, the stringent limitation of the maximum permissible line-frequency current on PE to a rms value of 3.5 mA confines the maximum allowable capacitances of the CM EMI filter capacitors to relatively small values. In a considered worst-case scenario, with an assumed line voltage imbalance of 6% (according to IEC 60939-3) and capacitance tolerances of ±10% (for both the DM and CM EMI filter

\(^{10}\) In the course of the design of the CM part of the EMI filter, four different filter structures were considered, starting from a 2\textsuperscript{nd}-order structure \((L_{cm,1} - C_{cm,1})\) to a 4\textsuperscript{th}-order structure \((L_{cm,1} - C_{cm,1} - L_{cm,2} - C_{cm,2} - L_{cm,3})\), with the 3\textsuperscript{rd}-order filter structure achieving the lowest total volume.

### TABLE IV. Component values of the volume-optimized EMI filter.

<table>
<thead>
<tr>
<th>EMI filter component</th>
<th>Component Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DM filter inductance 1</td>
<td>(3 \times L_{dm,1} = 3 \times 12 \mu\text{H})</td>
</tr>
<tr>
<td>DM filter capacitance 1</td>
<td>(3 \times C_{dm,1} = 3 \times 326 \mu\text{F})</td>
</tr>
<tr>
<td>DM filter inductance 2</td>
<td>(3 \times L_{dm,2} = 3 \times 32 \mu\text{H})</td>
</tr>
<tr>
<td>DM filter capacitance 2</td>
<td>(3 \times C_{dm,2} = 3 \times 356 \mu\text{F})</td>
</tr>
<tr>
<td>CM filter inductance 1</td>
<td>(L_{cm,1} = 522 \mu\text{H})</td>
</tr>
<tr>
<td>CM filter capacitance 1</td>
<td>(C_{cm,1} = 290 \mu\text{F})</td>
</tr>
<tr>
<td>Ac-side CM filter inductance</td>
<td>(L_{cm,ac} = 147 \mu\text{H})</td>
</tr>
<tr>
<td>Primary-side dc link CM filter cap.</td>
<td>(C_{cmdc,1} = 82 \mu\text{F})</td>
</tr>
<tr>
<td>Secondary-side dc link CM filter cap.</td>
<td>(C_{cmdc,2} = 19 \mu\text{F})</td>
</tr>
</tbody>
</table>

10 In the course of the design of the CM part of the EMI filter, four different filter structures were considered, starting from a 2\textsuperscript{nd}-order structure \((L_{cm,1} - C_{cm,1})\) to a 4\textsuperscript{th}-order structure \((L_{cm,1} - C_{cm,1} - L_{cm,2} - C_{cm,2} - L_{cm,3})\), with the 3\textsuperscript{rd}-order filter structure achieving the lowest total volume.
capacitors), a maximum allowable value for the sum of the CM EMI filter capacitances, $C_{\text{cm,dc,1}} + C_{\text{cm,1}}$, of $C_{\text{cm,$\Sigma$}} = 399 \mu\text{F}$ is determined using the procedure described in [35].

The selection of suitable component values is conducted in the context of an exhaustive search. In a first step, $C_{\text{cm,$\Sigma$}}$ is distributed to $C_{\text{cm,dc,1}}$ and $C_{\text{cm,1}}$ using five discrete values,

$$C_{\text{cm,dc,1}} = \{ 0 \%, 20 \%, 40 \%, 60 \%, 80 \% \} C_{\text{cm,$\Sigma$}}, \quad (26)$$

$$C_{\text{cm,1}} = C_{\text{cm,$\Sigma$}} - C_{\text{cm,dc,1}}, \quad (27)$$

which, together with the required filter attenuation at $f = 175$ kHz, defines the maximum value of the inductance $L_{\text{cm,1,max}}$. Based on this result, $L_{\text{cm,1}}$ is chosen using five discrete values,

$$L_{\text{cm,1}} = \{ 20 \%, 40 \%, 60 \%, 80 \%, 100 \% \} L_{\text{cm,1,max}}, \quad (28)$$

and $L_{\text{cm,ac}}$ is calculated with the remaining required filter attenuation at $f = 175$ kHz. With this, 25 different designs result for the CM EMI filter, which have been evaluated with regard to the expected volume. The capacitor volumes are estimated with

$$V_{\text{C,cm}} = p_0 + p_1 C,$$  

(29)

using $p_0 = 1.2 \times 10^{-6}$ m$^3$ and $p_1 = 24 \text{m}^3 \mu \text{F}^{-1}$ (referring to the F881 series of metallized polypropylene film capacitors manufactured by Kemet). Each inductor is optimized in terms of minimum volume, using a specifically implemented optimization procedure that is based on a scalable model of a 3-phase CM EMI inductor with toroidal core.\textsuperscript{11} Nanocrystalline material is used for the cores of the CM EMI filter inductors and the three coils are made of solid copper wire. It is to be noted that the optimization method returns capacitors and core dimensions that are not directly available, since the optimization is based on scalable models. Therefore, the most suitable capacitors and cores have to be selected manually in a final step. Table IV lists the final component values.

Fig. 12 (b) depicts the frequency response of the EMI filter with respect to CM disturbances and for constant values of the CM EMI filter inductances.\textsuperscript{12} At $f = 175$ kHz, the first filter stage, composed of $L_{\text{cm,1}}$ and $C_{\text{cm,1}}$, provides an attenuation of $\approx 40$ dB and the second stage ($L_{\text{cm,ac}}$ and ac-LISN) $\approx 23$ dB. The filter capacitors $C_{\text{cm,dc,1}}$ and $C_{\text{cm,dc,2}}$ have a negative effect on the attenuation at $f = 175$ kHz and require an additional attenuation of $5$ dB. This is due to the fact that $C_{\text{cm,dc,1}}$ and $C_{\text{cm,dc,2}}$ attenuate the CM EMI voltage component caused by the currents $i_{\text{cm,bst}}$ and $i_{\text{cm,dab}}$, but not the voltage components that are due to the currents $i_{\text{cm,bst}}$ and $i_{\text{cm,dab}}$.\textsuperscript{11}

11A simplification model is used to determine the inductance value and the current densities in the coils. The optimization procedure ensures that the inductance value of the resulting design does not fall below the required inductance value given a permeability of $27 \text{ mH/m}$ and the current densities in the coils remain below the maximum permissible current density of $10 \text{ A/mm}^2$ given a fill factor of 0.5. Since the CM voltage after the first stage is already low (e.g., $120 \mu\text{B} \mu\text{V}$ at $175$ kHz, cf. Fig. 9(b)), possible saturation of the inductance cores is neglected.

12The permeability of nanocrystalline magnetic core material and, thus, the inductances of the CM filter inductors decrease for increasing frequency. The attenuation characteristic evaluated in the optimization and depicted in Fig. 12(b) was calculated for the inductances present at $f = 175$ kHz.

mainly effective at high frequencies where the CM EMI noise currents $i_{\text{cm,bst}}$ and $i_{\text{cm,dab}}$ in Fig. 8 (b) are well attenuated by the second-order filter structures $L_{\sigma}/3$–$3C_{\text{f1}}$ and $L_{\sigma}/3$–$3C_{\text{f2}}$ respectively. At $1$ MHz, for example, inserting $C_{\text{cm,dc,1}}$ and $C_{\text{cm,dc,2}}$ increases the CM attenuation by $20$ dB.

As a result, the EMI filter achieves a CM attenuation of $58$ dB at $f = 175$ kHz. Compared to the required attenuation of $56$ dB determined at the beginning of this subsection, the total attenuation is $2$ dB higher, which is related to the final step of the design of the CM part of the EMI filter, where suitable capacitors and cores have to be selected manually. In this regard, each component value resulting from the optimization is between a smaller and a larger available component. To be on the safe side, the larger component was always chosen for the realization.

V. MEASUREMENTS

This section presents a verification of the EMI noise calculated with the EMI models derived in Section III using measurement results. In this regard, Section V-A presents the realized hardware demonstrator. Section V-B describes the measurements of the DM and CM TFs of the EMI propagation paths and the realized EMI filter, and Section V-C shows measured waveforms of the ac-side phase voltages and phase currents to confirm the converter’s capability, when operating as a PFC rectifier at the considered power levels. Finally, Section V-D presents the results of EMI measurements and provides a comparison with the calculated EMI noise.

A. Hardware

Fig. 13 (a) depicts the realized hardware demonstrator of the D3ABC that features a total rated power of $7.5$ kW. The converter is designed to be operated as a bidirectional three-phase PFC rectifier, with the line connected to the port $ac_1$ and the various dc loads connected to ports $dc_1$ and $dc_2$. The outer dimensions of the converter including the EMI filter are $150$ mm $\times$ $240$ mm $\times$ $54$ mm $= 5.91$ in $\times$ $9.45$ in $\times$ $2.13$ in.
N95 ferrite core halves and features a distributed air gap of 3 × 1.5 mm. The coil is made with HF litz-wire (1200 strands with single-strand diameter of 71 µm) and consists of 12 turns.

The boost inductor/transformer employs a magnetic core that is realized with eight TDK E42/21/20 N95 ferrite core halves (giving four stacked E-cores). Each E-core, i.e., a set of two core halves, realizes a distributed air gap of 3 × 0.5 mm, which defines the main inductance of the boost inductor/transformer. Both the primary-side and the secondary-side coils are made with HF litz-wire (1200 strands with single-strand diameter of 71 µm) and have 5 turns on the primary side and 13 turns on the secondary side.

The components used for \( C_{f1}, C_{f2} \) (described in [18]), and the EMI filter described in this paper are summarized in Table V. The CM EMI filter inductors \( L_{cm,1} \) and \( L_{cm,2} \) each have 3 coils with 5 and 3 turns, respectively, using a solid copper wire with a diameter of 1.8 mm. The DM and CM filter capacitors are realized by parallel connections of film capacitors and ceramic capacitors. The total volume of the designed EMI filter is 0.17 dm³ (0.09 dm³ for the DM part and 0.08 dm³ for the CM part of the EMI filter).

### B. Measured TFs of EMI propagation paths

The measurement results presented in this Section were obtained from small-signal measurements, i.e., the complete hardware setup was subject to voltages in the range of several volts. Accordingly, the port \( ac_1 \) was not connected to the three-phase ac lines in these measurements.

The aim of these measurements is to verify the EMI models derived in Section III together with the EMI filter using experimental results. According to the derived EMI noise models, four different noise sources need to be considered: \( v_{dm,1}, v_{cm,1}, v_{dm,2} \), and \( v_{cm,2} \). Each of these noise sources contributes to the voltage at the ac-LISN. Thus, all four TFs, from each noise source to the ac-LISN, must be known to calculate the voltage at the ac-LISN. The measurement of these four TFs is conducted directly on the hardware prototype, using a Vector Network Analyzer (VNA).

Fig. 14 depicts the measurement setup for measuring the TF from \( v_{dm,1} \) to the ac-LISN as an example. A signal transducer injects the reference voltage of the VNA, i.e., a sinusoidal voltage with frequency \( f \), at the switching nodes of

**Table V.** EMI filter components with their nominal values (\( A_1 \) value at 100 kHz for the nanocrystalline magnetic cores).

<table>
<thead>
<tr>
<th>Component</th>
<th>Mfr.</th>
<th>Part number</th>
<th>Nom. val.</th>
<th>#</th>
</tr>
</thead>
<tbody>
<tr>
<td>( L_{dm,1} )</td>
<td>Wurth</td>
<td>7443581200</td>
<td>12 µH</td>
<td>1</td>
</tr>
<tr>
<td>( C_{dm,1} )</td>
<td>Wurth</td>
<td>8903402590CS</td>
<td>470 nF</td>
<td>1</td>
</tr>
<tr>
<td>( L_{dm,2} )</td>
<td>Murata</td>
<td>GA355RX7GB563KW06L</td>
<td>56 nF</td>
<td>1</td>
</tr>
<tr>
<td>( C_{dm,2} )</td>
<td>Wurth</td>
<td>8903402502CS</td>
<td>150 nF</td>
<td>1</td>
</tr>
<tr>
<td>( C_{cm,1} )</td>
<td>Murata</td>
<td>GA355RX7GB563KW06L</td>
<td>56 nF</td>
<td>1</td>
</tr>
<tr>
<td>( C_{cmdc,1} )</td>
<td>Kemet</td>
<td>F818IC535303002</td>
<td>15 nF</td>
<td>5</td>
</tr>
<tr>
<td>( C_{cmdc,2} )</td>
<td>Kemet</td>
<td>F818IC5333002</td>
<td>15 nF</td>
<td>1</td>
</tr>
<tr>
<td>( L_{cm,1} )</td>
<td>Vac</td>
<td>W380</td>
<td>11.6 µH</td>
<td>1</td>
</tr>
<tr>
<td>( C_{cm,1} )</td>
<td>Kemet</td>
<td>R4132470001K</td>
<td>47 nF</td>
<td>6</td>
</tr>
<tr>
<td>( L_{cm,ac} )</td>
<td>Vac</td>
<td>W515</td>
<td>5.16 µH</td>
<td>1</td>
</tr>
</tbody>
</table>
two primary-side half-bridges of the power stage to emulate DM EMI noise. The VNA measures the reference voltage, \( v_{\text{in}} \), and the voltage at port \( v_{\text{out}} \), where the three-phase lines would be connected through the ac-LISN. The HF impedance of the ac-LISN is emulated by three 50\( \Omega \) resistors, which are connected to port \( v_{\text{in}} \) (the resistor with dashed outline in Fig. 14 refers to the input resistance of the VNA). Due to the symmetry of the converter topology and the EMI filter network, it can be assumed that \( v_{\text{in}} \) is distributed equally between phase a and phase b and thus,

\[
v_{\text{dm,1,a}} = \frac{v_{\text{in}}}{2}, \quad v_{\text{dm,1,b}} = \frac{v_{\text{in}}}{2}, \quad v_{\text{dm,1,c}} = 0 \quad (30)
\]

applies. In order to prevent the MOSFETs’ antiparallel diodes from turning on and potentially clipping the reference voltage, the dc link of the half-bridges is precharged with a 9 V battery. Large resistors between the phases and in parallel with the dc link capacitors (intended for voltage measurement during operation of the converter) ensure that the potentials at the switching nodes will be approximately between the two potentials of the positive and the negative rails of the dc link. It should be noted that the non-linear output capacitances of the MOSFETs, \( C_{\text{OSS}} \), are relatively large at 9 V dc link voltage. These capacitances are connected in parallel to the reference voltage source of the VNA. The additional loading of the VNA’s output amplifier by \( C_{\text{OSS}} \) causes a voltage drop across the amplifier’s inner impedance. However, due to the explicit measurement of the reference voltage at the system input, \( v_{\text{in}} \), the impact of \( C_{\text{OSS}} \) on the measured TFs is minimized.

The remaining noise sources in this case, \( v_{\text{cm,1}} \), \( v_{\text{dm,2}} \), and \( v_{\text{cm,2}} \), need to be set to zero. According to (30), the primary-side CM EMI noise voltage, \( v_{\text{cm,1}} \), as defined in (13) is already zero for this measurement setup. Turning on all semiconductors on the secondary side sets the noise sources \( v_{\text{dm,2}} \) and \( v_{\text{cm,2}} \) to zero. It is to be noted that the measured TF needs to be multiplied by 2 to account for the 1/2 in the excitation (30). Furthermore, a signal transducer must be inserted between port \( v_{\text{in}} \) of the converter and the VNA to enable this measurement, since the VNA and the converter share a common ground potential. The signal transducers used are off-the-shelf devices (T1-6T-X65+ by Mini-Circuits), which feature a bandwidth of \( f \in [15 \text{ kHz}, 300 \text{ MHz}] \). To achieve reproducible measurements with respect to parasitic capacitances, the hardware is placed in an aluminum EMI enclosure with the dimensions 400 mm \( \times \) 310 mm \( \times \) 110 mm, which emulates a converter housing. A 9 V battery connected to the primary-side dc link prevents a clipping of the input signal by the antiparallel diodes of the MOSFETs. The semiconductors on the secondary side are all turned on. Similar configurations are used to measure the remaining three TFs of the EMI filter, i.e., with respect to the CM components and as seen from the secondary side.

To measure the TF from \( v_{\text{cm,1}} \) to the ac-LISN, the circuit shown in Fig. 14 is modified as described in the following. The switching nodes of the converter phases a, b, and c are connected together and the VNA applies the reference voltage between this common switching node and the primary-side midpoint of the dc link, MP1, using a signal transducer (T1-6T-X65+). With this, the primary-side DM EMI noise sources are shorted, i.e., \( v_{\text{dm,1,a,b,c}} = 0 \) applies. Note that by connecting the reference voltage to MP1, the primary-side dc link capacitances, \( C_{\text{dc,1}} \), are in parallel to the input voltage and are therefore not included in the measurement. Due to the low impedances of the dc link capacitors, negligible implications on the measurement results can be assumed. The dc link of the half-bridges is kept precharged with the previously mentioned battery.

For the measurements of the TFs from the secondary-side EMI noise sources, \( v_{\text{dm,2}} \) and \( v_{\text{cm,2}} \), to the ac-LISN, the reference voltage is applied in the same way as for the measurements on the primary side, but on the secondary side. The 9 V battery is placed in parallel to the secondary-side dc link and the primary-side MOSFETs are turned on instead of the secondary-side MOSFETs.

Fig. 15 depicts measured and calculated magnitude responses of the four TFs. The blue curves refer to measurement results that were obtained for a resolution bandwidth of 3 Hz, at 800 logarithmically distributed points in the frequency range \( f \in [10 \text{ kHz}, 30 \text{ MHz}] \), and for a power level of the reference signal of 13 dBm.\(^{13}\) The dash-dotted green and dotted curves represent calculated results that have been obtained using the equivalent circuit diagrams shown in Fig. 7 and Fig. 8 and the filter networks shown in Fig. 11 and Fig. 12. In this context, the dotted curves depict the results under the assumption of ideal impedances of all components according to Table II.

\(^{13}\)The set power level of the reference signal refers to the power that is dissipated in a 50\( \Omega \) matching resistor if only this 50\( \Omega \) resistor is connected to the output of the VNA; 0 dBm is equal to 1 mW.
of the half-bridge of the same phase. A circuit simulation the line-side terminal of each phase and the switching node in parallel with each phase of the EMI filter, i.e., between $100 \text{ fF}$ that a parasitic coupling capacitance of low frequencies. In the context of an example, it is assumed an increase of the attenuation is not feasible even at comparably $< f <$ 150 kHz for $80 \text{ dB}$ high filter attenuation in the range of filter components, further investigated in Section V-D, and the blue curves show the measured frequency responses of the filter. The dash-dotted green and the blue curves are in good agreement up to a frequency of $f = 500 \text{ kHz}$. Parasitic effects, e.g., capacitive coupling between filter stages, prevent a further increase of the attenuation above this frequency.

Parasitic effects, e.g., capacitive coupling between filter stages, prevent a further increase of the attenuation above this frequency. For frequencies $f < 200 \text{ kHz}$, the measured attenuation no longer increases. This discrepancy is explained by the simultaneous presence of parasitic capacitive couplings between filter components and high filter attenuation in the range of 80 dB, due to which a further increase of the attenuation is not feasible as explained above. The comparison of the CM filter attenuation in Fig. 16(b) shows similar behavior, except that the CM attenuation calculated with the linearized CM filter inductances (dotted curve) agrees with the measurement only at the design frequency of 175 kHz.

Table III, and Table IV. Since the magnetic material of the CM filter inductors is highly dependent on the frequency, their $A_L$ values were chosen to match the value of the material measured at $f = 175 \text{ kHz}$. The dash-dotted green curves have been determined from measured frequency characteristics of all filter components. These frequency characteristics were measured separately for each component with an impedance measurement device (Agilent 4294A, 40 Hz to 110 MHz) before the hardware was assembled. With this approach, non-ideal effects such as frequency dependency, series resistances, and component self-resonances are taken into account.

According to Fig. 15, the measured magnitude responses are in good agreement with the predictions at low frequencies $f < 200 \text{ kHz}$, except for the CM attenuations calculated with the linearized CM filter inductors (dotted curves) that match the measurements only at the design frequency of 175 kHz. For frequencies $f > 200 \text{ kHz}$ a continuing increase of the attenuation is predicted but the measured attenuation no longer increases. This discrepancy is explained by the simultaneous presence of parasitic capacitive couplings between filter components, further investigated in Section V-D, and high filter attenuation in the range of 80 dB to 100 dB for 150 kHz $< f < 1 \text{ MHz}$. Due to these circumstances, a further increase of the attenuation is not feasible even at comparably low frequencies. In the context of an example, it is assumed that a parasitic coupling capacitance of 100 fF is effective in parallel with each phase of the EMI filter, i.e., between the line-side terminal of each phase and the switching node of the half-bridge of the same phase. A circuit simulation conducted in this regard reveals that the couplings caused by these parasitic capacitances are sufficient to prevent a further increase of the attenuation for $f > 200 \text{ kHz}$. Above $f > 200 \text{ kHz}$ the parasitic couplings between the components dominate the filter’s attenuation characteristics.

For completeness, the calculated and measured TFs of the DM and CM parts of the EMI filter have been assessed as well. Similar to Section V-B, the calculations are conducted using ideal impedances and measured impedance characteristics of the individual components. The measurements are carried out with the VNA connected to the hardware realization of the EMI filter. Fig. 16(a) shows the measured and calculated attenuation characteristics of the DM filter, which agree well for low frequencies, $f < 500 \text{ kHz}$. Above $f > 500 \text{ kHz}$, the model predicts a further increase in attenuation, however, the measured attenuation no longer increases. This discrepancy is again explained by the simultaneous presence of parasitic capacitive couplings between filter components and high filter attenuation in the range of 80 dB, due to which a further increase of the attenuation is not feasible as explained above. The comparison of the CM filter attenuation in Fig. 16(b) shows similar behavior, except that the CM attenuation calculated with the linearized CM filter inductances (dotted curve) agrees with the measurement only at the design frequency of 175 kHz.

C. Rectifier operation

The conducted EMI noise of the D3ABC is measured for rectifier operation with load resistors connected to the ports $dc_1$ and $dc_2$ and for the operating voltages specified in Table I. The three phases of the mains are connected to port $ac_1$ through an ac-LISN and the load resistors are connected to ports $dc_1$ and $dc_2$ via the dc-LISNs, respectively. To investigate the implication of the secondary-side power level on the level of conducted EMI noise at port $ac_1$, two different scenarios with different loads, $P_1$ and $P_2$, are considered at the ports $dc_1$ and $dc_2$, respectively.

- Scenario 1 (S1): $P_1 = 4 \text{ kW}$, $P_2 = 2.5 \text{ kW}$

![Fig. 15. Frequency responses of the EMI propagation paths of the whole converter measured from: (a) the primary-side DM voltage source, $v_{dm,1}$, (b) the secondary-side DM voltage source, $v_{dm,2}$, (c) the primary-side CM voltage source, $v_{cm,1}$, and (d) the secondary-side CM voltage source, $v_{cm,2}$. The dotted curves depict calculated results for constant component values, the dash-dotted green curves represent calculated results using measured impedance characteristics for all filter components, and the blue curves show the measured frequency responses of the filter. The dash-dotted green and the blue curves are in good agreement up to a frequency of $f = 200 \text{ kHz}$. Parasitic effects, e.g., capacitive coupling between filter stages, prevent a further increase of the attenuation above this frequency.](image1)

![Fig. 16. Frequency responses of the (a) DM and (b) CM EMI filter. The dotted curves depict calculated results for constant component values, the dash-dotted green curves represent calculated results using measured impedance characteristics for all filter components, and the blue curves show the measured frequency responses of the filter. The dash-dotted green and the blue curves are in good agreement up to a frequency of $f = 500 \text{ kHz}$. Parasitic effects, e.g., capacitive coupling between filter stages, prevent a further increase of the attenuation above this frequency.](image2)
is placed in the same aluminum EMI enclosure used in

[Fig. 17(a) and Fig. 17(b)].

\[ i_{ac1}, i_{ac2}, i_{ac3} \]

\[ V_{ac1}, V_{ac2}, V_{ac3} \]

\[ \lambda, \mu \]

\[ 4 \text{ kW}, 5 \text{ kW} \]

\[ P_{ac1} = 4 \text{ kW} \text{ on } \text{dc1} \text{ and } P_{ac2} = 2.5 \text{ kW} \text{ on } \text{dc2}. \]

\[ 5 \text{ kW} \]

\[ \text{scenario } 1 \text{ (S1)}: P_1 = 0, P_2 = 6.5 \text{ kW} \]

\[ \text{scenario } 2 \text{ (S2)}: \]

\[ P_1 + P_2 = 6.5 \text{ kW} \]

\[ f_m = 50 \text{ Hz}, V_{rms,ac} = 230 \text{ V} \]

\[ f_{175 \text{ kHz}}, V_{rms,ac} = 230 \text{ V} \]

\[ 10 \text{ A} \]

\[ 5 \text{ kW} \text{, i.e., the power used to design the EMI filter in } \text{Section IV}, \text{ to } 4 \text{ kW}. \]

\[ \text{Fig. 17 shows the measured phase voltages, } V_{ac1}, V_{ac2}, \text{ and } V_{ac3}, \text{ together with the measured phase currents, } i_{ac1}, i_{ac2}, \text{ and } i_{ac3} \text{ for S1 (only four signals are measured at a time due to the limited number of measurement channels); for the purpose of reference, the voltage and current of phase } a \text{ are shown in Fig. 17(a) and Fig. 17(b)). The waveforms of the phase voltages of phases } a, b, \text{ and } c \text{ depicted in Fig. 17(a) are sinusoidal and phase-shifted by } 120^\circ \text{ with respect to each other, as described by (1). The currents in Fig. 17(b) are sinusoidal and in phase with the corresponding phase voltages, resulting in a Power Factor (PF) close to one, } \lambda = 0.994. \]

\[ \text{The Total Harmonic Distortion (THD) of the currents is } \text{THD} \leq 5.6\%. \text{ Similar waveforms result for the voltages and currents for S2, hence they are not shown here.} \]

\[ \text{D. EMI measurements} \]

\[ \text{To achieve reproducible EMI measurements, the hardware is placed in the same aluminum EMI enclosure used in} \]

\[ \text{Fig. 18. Screenshot taken from the EMI test receiver (the shown result was measured for phase c). The converter operates as a PFC rectifier with a three-phase voltage source connected to port ac1 (} f_m = 50 \text{ Hz, } V_{rms,ac} = 230 \text{ V}, \text{ providing a total output power of } 6.5 \text{ kW} \text{ at the dc ports. The black curve, which was measured for an output power of } P_1 = 4 \text{ kW} \text{ at } \text{dc1} \text{ and } P_2 = 2.5 \text{ kW} \text{ at } \text{dc2}, \text{ is below the CISPR class A limit for QP values (shown in red). The green curve, which was measured for } P_1 = 0 \text{ and } P_2 = 6.5 \text{ kW}, \text{ slightly exceeds the limit at } f \approx \{175 \text{ kHz}, 10 \text{ MHz}, 21 \text{ MHz}\}. \]

\[ \text{Section V-B, with which the parasitic ground capacitances are defined. Furthermore, a CM EMI filter inductor is connected to dc1, to evaluate the worst-case workload scenario with regard to CM EMI noise as described in Section III. This CM filter inductor is realized with a nanocrystalline core (W518 by Vacuumschmelze), which contains two windings with 5 turns each and features a CM inductance of } 627 \mu \text{H at } f = 100 \text{ kHz}. \]

\[ \text{The three measurement outputs of the ac-LISN, i.e., one for each phase, are connected one after another to a test receiver, which measures the EMI noise with a maximum peak detector (the maximum peak detector overestimates the EMI noise but allows for a substantially faster measurement compared to the QP detector). The EMI noise levels measured for phase a, b, and c are very similar (with deviations of less than } 3.5 \text{ dB at } f = 175 \text{ kHz} \text{ with phase c showing the highest level of EMI noise. Fig. 18 depicts a screenshot of the test receiver's monitor illustrating the spectra of the EMI noise levels in phase c (black curve: S1, green curve: S2). In case of S1, the EMI noise is consistently below the class A QP limit. With regard to S2, the EMI noise slightly exceeds the limit at } f = 175 \text{ kHz} \text{ by } 2 \text{ dB and additionally at higher frequencies with a maximum exceedance of } 4 \text{ dB at } f = 9.75 \text{ MHz}. \]

\[ \text{In order to experimentally verify the derived model, the measured spectra of EMI noise are compared to corresponding EMI noise spectra. In this context, the spectra are calculated using two different methods, which provides a deeper insight into the capabilities and limitations of the models derived in Section III. For the first method illustrated in Fig. 19 on the left, the rms value spectra of the DM and CM EMI noise for the converter, } v_{dm1} \text{ and } v_{cm1}, \text{ are calculated for S1 and S2 as described in Section III-C taking into account the filter capacitances } C_{cmde1} \text{ and } C_{cmde2}. \text{ In a subsequent step, these spectra are multiplied by the associated, i.e., DM or CM, calculated filter TFs shown in Fig. 16 (with respect to} \]
For the second method, the rms value spectra of the DM and CM EMI noise voltage components, $v_{dm,1}, v_{cm,1}, v_{dm,2},$ and $v_{cm,2},$ are determined for S1 and S2 from the (rectangular) voltages at the switching nodes of the primary-side and secondary-side half-bridges as described in Section III-C. In a subsequent step, these spectra are multiplied by the associated measured filter TF shown in Fig. 15. The resulting four noise spectra at the output of the filter, i.e., at the ac-LISN, are summed up for each workload scenario by means of superposition, which gives the spectrum of the total EMI noise, $V_{emi,rms}(f)$. This enables the calculation of the $\text{Min}$ estimate, $V_{emi,min}$, and the $\text{Max}$ estimate, $V_{emi,max}$, based on (17) and (18) (there, $V_{dm,rms}$ must be replaced by $V_{emi,rms}$). Since this calculation method uses the model with calculated component values, it allows a fast EMI noise estimation at an early stage of the converter design. Therefore, it is in the following referred to as fast method.

Fig. 19. Flow chart illustrating the procedures used to estimate EMI noise. The path on the left with orange background represents the fast calculation method which is solely based on analytical models and calculated (constant) component values. The path on the right with light blue background represents the accurate calculation method using measured TF to evaluate the EMI propagation paths.

For harmonics above $f > 175$ kHz, the calculated attenuation is larger than the measured attenuation and the measurement is no longer located between the $\text{Min/Max}$ estimates. To explain this discrepancy, the measured noise is compared to the $\text{Min/Max}$ estimates obtained with the fast calculation method in (a) for $P_1 = 4$ kW and $P_2 = 2.5$ kW and in (b) for $P_1 = 0$ and $P_2 = 6.5$ kW and with the accurate calculation method in (c) for $P_1 = 4$ kW and $P_2 = 2.5$ kW and in (d) for $P_1 = 0$ and $P_2 = 6.5$ kW.

Fig. 20. Measured maximum peak EMI noise at phase c of the ac-LISN connected to the D3ABC. The converter operates as PFC rectifier with a three-phase voltage source connected to port ac ($f_m = 50$ Hz, $V_{ac, rms} = 230$ V). The levels of EMI noise are measured for a total power of $6.5$ kW and different distributions of the dc loads. The measured noise is compared to the $\text{Min/Max}$ estimates. It is also evident that both, the measured and the estimated noise levels depend on the secondary-side load and show an increase in the measured noise level from $75$ dBµV to $82$ dBµV at $f = 175$ kHz between scenario S1 in Fig. 20(a) and S2 in Fig. 20(b). This reveals a good agreement between measured and estimated noise levels at this frequency.

For harmonics above $f > 175$ kHz, the calculated attenuation is larger than the measured attenuation and the measurement is no longer located between the $\text{Min/Max}$ estimates. To explain this discrepancy, the measured noise is compared to the results calculated with the accurate method as well. Fig. 20(c) and Fig. 20(d) depict the results for S1 and S2, respectively. For this method, the measured EMI noise levels are mostly located between $V_{emi,min}$ and $V_{emi,max}$, revealing a good agreement between measured and estimated noise levels over the entire frequency range under consideration. The remaining mismatch of up to 2 dB at certain frequencies, e.g., at $f = 315$ kHz indicated in Fig. 20(d), can be explained by...
component tolerances (supported by the measured difference of EMI noise of 3.5 dB between phases) or neglected noise sources, such as the gate driver supply, which is operated at a switching frequency of $f \approx 350 \text{kHz}$.

Thus, although all the curves of the MiniMax estimates shown in Fig. 20 have been determined on the basis of calculated voltage waveforms, substantially different results are obtained depending on whether the fast or the exact calculation method is used. Therefore, it can be assumed that the total attenuation of the conducted EMI, i.e., from the noise source to the ac-LISN, does not reach the calculated values. Since the DM EMI noise components in the frequency range up to $400 \text{ kHz}$ predominate the CM components in the noise calculations, it is appropriate to examine the achieved total DM attenuation of filter and converter in more details.

As shown in Fig. 21(a, b), the measured TFs of the DM EMI propagation paths (solid blue curves) achieve a lower attenuation than the calculated TFs already at the second harmonic, at $210 \text{ kHz}$ ($5 \text{ dB}$ for $v_{\text{dm},1}$ and $7 \text{ dB}$ for $v_{\text{dm},2}$). These discrepancies are also visible in Fig. 20(a,b) as a difference of $6 \text{ dB}$ (only marked in Fig. 20(b)). However, if the TFs of the converter without filter and the filter itself are measured separately with a VNA and the resulting TFs are multiplied together, the dashed light blue curves in Fig. 21(a,b) result, which would reveal a substantially higher attenuation of up to $140 \text{ dB}$ up to $1 \text{ MHz}$. At the interface between converter and filter, the converter has three filter capacitances $C_{f1}$ and the EMI filter has three filter inductances $L_{\text{dm},1}$. The measured impedance $Z_{C_{f1}}$ is more than a factor of 100 smaller than the measured impedance $Z_{L_{\text{dm},1}}$ in the frequency range considered. Consequently, issues related to the input and output impedances at the interface between the converter and the EMI filter can be practically excluded. However, the reduced attenuation can be explained by means of parasitic couplings between the components of the EMI filter and the converter, since all components are densely packed to achieve a high power density of the converter. For example, the cross-sectional drawing of the converter shown in Fig. 22 (i.e., along the plane shown in Fig. 13(a)) indicates that there is only a small gap between the large converter filter capacitance $C_{f1}$ and the EMI filter capacitance $C_{\text{dm},2}$. This leads to an increase in a parasitic capacitance that can be considered to be in parallel with several filter components ($L_{\text{dm},1}$, $C_{\text{dm},1}$, $L_{\text{dm},2}$, $L_{\text{cm},1}$). Consequently, this is a possible reason for the reduced attenuation of the realized EMI filter.

VI. CONCLUSION

This paper considers the D3ABC topology as three-phase rectifier without and with galvanic isolation, where the three-phase ac lines are connected to the primary-side ac port and different loads are connected to the primary- and secondary-side dc ports. After a description of the general principle of operation of the investigated converter, models for calculating the conducted DM and CM EMI noise at the primary-side ac port, $ac_1$, are derived. These models prove valuable in several aspects:

1) They provide a detailed insight regarding the sources and the propagation paths of conducted EMI in the D3ABC. In this regard, the main finding is that the level of conducted EMI noise at port $ac_1$ increases for increasing power at port $dc_2$, $P_2$, and that the EMI noise is almost independent of the power at port $dc_1$, $P_1$.

2) They enable the systematic design and optimization of the EMI filter for given specifications at an early stage of the converter design. This has been explained in the context of an example, for given dc link voltages ($V_{dc,1} = 800 \text{ V}$, $V_{dc,2} = 400 \text{ V}$), $P_2 = 2.5 \text{ kW}$, and the QP limit of conducted EMI defined by CISPR 11 class A. The designed EMI filter has a total volume of $0.17 \text{ dm}^3 = 10.4 \text{ in}^3$ ($0.09 \text{ dm}^3 = 5.5 \text{ in}^3$ for the DM filter and $0.08 \text{ dm}^3 = 4.9 \text{ in}^3$ for the CM filter part) achieving together with the main part of the converter.
a volume of $1.94 \text{dm}^3$ resulting in a power density of $4.1 \text{kJ/dm}^3 = 67.4 \text{kJ/in}^3$.

3) They correctly predict the conducted EMI noise at the ac port in the frequency range close to 150 kHz, where the largest magnitudes occur in the spectrum of the (unfiltered) EMI noise. Deviations at higher frequencies are due to parasitic effects (parasitic capacitances, induc-
tances, and couplings between components) that are not accounted for in the simplified models.

A hardware prototype of the D3ABC topology, which includes the designed EMI filter, serves for the experimental verification of the derived models for conducted EMI noise. The measured frequency responses of the TFs from the EMI noise sources of the converter to the power stage of the D3ABC topology, which includes the designed EMI filter, serve for the experimental verification of the derived models for conducted EMI noise.

The measured frequency responses of the TFs from the EMI noise sources of the converter to the power stage of the D3ABC topology, which includes the designed EMI filter, serve for the experimental verification of the derived models for conducted EMI noise.

Finally, the measurements of conducted EMI noise show that the hardware prototype meets the QP limit defined by CISPR 11 class A for $P_1 = 4 \text{kW}$ and $P_2 = 2.5 \text{kW}$.

REFERENCES


Morris Heller (STM’18) received his B.Sc. degree in Electric Engineering from the Hochschule Luzern/FHZ in 2014 and his M.Sc. degree in Electrical Engineering and Information Technology from ETH Zurich in 2018. During his studies, he focused on power electronic systems design and power semiconductors technology. In August 2018 he joined the Power Electronic Systems Laboratory (PES) at ETH Zurich as a Ph.D. student, where he is currently focusing on three-phase rectifiers and multi port power converters.

Florian Krismer (M’12) received the Dipl.-Ing. (M.Sc.) degree in electrical engineering with specialization in automation and control technology from the Vienna University of Technology, Vienna, Austria, in 2004, and the Ph.D. degree in electrical engineering from the Department of Information Technology and Electrical Engineering of ETH Zurich, Zurich, Switzerland, in 2010. He is currently a Research Associate at PES, where he has co-supervised Ph.D. students and has continued with his research in the field of power electronics. He is the author or coauthor of numerous conference and peerreview publications and has received two awards for his publications. His research interests include the analysis, design, and general optimization of power converter systems, e.g., the weight optimization of a bi-directional dc–dc converter for an airborne wind turbine. Furthermore, he conducts research related to the filtering of conducted electromagnetic emissions and collaborated in the littlebox-challenge with respect to the hardware realization.

Johann W. Kolar (F’10) received his M.Sc. and Ph.D. degree (summa cum laude) from the University of Technology Vienna, Austria, in 1997 and 1999, respectively. Since 1984, he has been working as an independent researcher and international consultant in close collaboration with the Vienna University of Technology, in the fields of power electronics, industrial electronics and high performance drive systems. He was appointed Assoc. Professor and Head of the Power Electronic Systems Laboratory at the Swiss Federal Institute of Technology (ETH) Zurich on Feb. 1, 2001, and was promoted to the rank of Full Prof. in 2004. Dr. Kolar has proposed numerous novel converter concepts incl. the Vienna Rectifier, the Sparse Matrix Converter and the Swiss Rectifier, has spearheaded the development of x-million rpm motors, and has pioneered fully automated multi-objective power electronics design procedures. He has graduated 80+ Ph.D. students, has published 1000+ journal and conference papers and 4 book chapters, and has filed 200+ patents. He has presented 30+ educational seminars at leading international conferences and has served as IEEE PELS Distinguished Lecturer from 2012 – 2016. He has received 40+ IEEE Transactions and Conference Prize Paper Awards, the 2014 IEEE Power Electronics Society R. David Middlebrook Achievement Award, the 2016 IEEE PEMC Council Award, the 2016 IEEE William E. Newell Power Electronics Award, the 2021 EPE Outstanding Achievement Award and 2 ETH Zurich Golden Owl Awards for excellence in teaching. He is a Fellow of the IEEE and was elected to the U.S. National Academy of Engineering as an international member in 2021. The focus of his current research is on ultra-compact/efficient WBG converter systems, ANN-based design procedures, Solid-State Transformers, ultra-high speed drives, bearingless motors and life cycle assessment of power electronics converter systems.