



Power Electronic Systems
Laboratory

© 2013 IEEE

Proceedings of the 14th IEEE Workshop on Control and Modeling for Power Electronics (COMPEL 2013), Salt Lake City, USA,
June 23-26, 2013

Closed-Loop di/dt & dv/dt Control and Dead Time Minimization of IGBTs in Bridge Leg Configuration

Y. Lobsiger,
J. W. Kolar

This material is published in order to provide access to research results of the Power Electronic Systems Laboratory / D-ITET / ETH Zurich. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the copyright holder. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Closed-Loop di/dt & dv/dt Control and Dead Time Minimization of IGBTs in Bridge Leg Configuration

Yanick Lobsiger and Johann W. Kolar
 Power Electronic Systems Laboratory
 ETH Zurich
 Physikstrasse 3, 8092 Zurich, Switzerland
 Email: lobsiger@lem.ee.ethz.ch

Abstract—In order to optimize the clamped inductive load (hard) switching behavior of IGBTs in voltage source power electronic converters, i.e. to ensure a defined switching behavior independent of the load current level, the DC-link voltage or the junction temperature, in recent publications an IGBT gate drive for controlling di_C/dt and dv_{CE}/dt has been proposed and experimentally verified for chopper circuits.

In this paper, the necessary modifications of the gate drive concept for applications with IGBTs in bridge leg configuration are investigated. For the purpose of a safe operation and a minimum distortion of the generated output voltage waveform, a reciprocal interlocking of the bridge leg's IGBTs is introduced in addition. Finally, the proposed concept is experimentally verified for regular operation and for different types of short circuits of the load.

Index Terms—Closed-Loop IGBT Gate Driver

I. INTRODUCTION

Insulated Gate Bipolar Transistor (IGBT) modules with anti-parallel free wheeling diodes (FWD) are widely used in clamped inductive load (hard) switching voltage source power electronic converters, e.g. in uninterruptible power supplies (UPS) or AC variable speed drive systems as shown in Fig. 1.

In order to minimize the IGBTs' switching delay times and to ensure a specified switching behavior in the Safe Operating Area (SOA), that is independent of the load current level, the DC-link voltage or the junction temperature, a closed-loop IGBT gate drive concept providing di_C/dt and dv_{CE}/dt control has been proposed, modeled and experimentally verified for chopper applications [1, 2]. This gate drive concept enables a defined trade-off between switching losses and conducted and/or radiated Electromagnetic Interference (EMI) of the power semiconductors.

In this paper, the application of the formerly proposed di_C/dt and dv_{CE}/dt closed-loop gate drive concept is investigated for voltage source converter topologies with IGBTs in bridge leg configuration. Based on an analysis of the characteristic turn-on and turn-off switching transitions for positive and negative direction of the load current, the gate drive is extended by protective circuits in Section II. In order to ensure a safe operation and a minimization of the dead time interval between the two complementary power transistors in a bridge leg, i.e. the delay time between a turn-off and the complementary turn-on command, a reciprocal interlocking and active dead time minimization is proposed thereafter in




Fig. 1: Schematic diagram of a three-phase AC variable speed drive system representing a typical application example of clamped inductive load switching IGBTs in bridge leg configuration.




Fig. 2: Block diagram of the basic proposed closed-loop active gate drive concept with joined di_C/dt and dv_{CE}/dt control loops for IGBTs in chopper configurations [1, 2].

Section III. Subsequently, short circuit (SC) detection and turn-off methods for the different SC cases are described in Section IV. A comprehensive experimental verification of the proposed concepts by means of a hardware demonstrator for a 1.2 kV, 300 A bridge leg IGBT module is finally presented in Section V.

II. SAFE SWITCHING AT NORMAL OPERATION

In this section, the application of the formerly proposed di_C/dt and dv_{CE}/dt closed-loop IGBT gate drive, cf. Fig. 2, for IGBTs in bridge leg configuration is investigated and the need for additional control methods and circuits is identified.

The basic operating principle of this gate drive concept is to control the current and voltage slopes, i.e. di_C/dt and dv_{CE}/dt , with a *PI*-controller and a closed-loop approach.




Fig. 3: Current paths and corresponding schematic waveforms of the IGBT currents $i_{C,LS/HS}$ and voltages $v_{CE,LS/HS}$ at the switching transients. (a) and (c): transition from positive (+) to negative (-) output voltage; (b) and (d): transition from (-) to (+). (a) and (b): positive sign of the load current i_o ; (c) and (d): negative sign of i_o .

At hard switching, a temporal separation of the current- and voltage slopes is assumed [1], what enables the utilisation of only one common control reference signal, $v_{d/dt,ref}$, one common PI -control amplifier, and simultaneously active negative di_C/dt and positive dv_{CE}/dt feedback signals. To turn-on an IGBT, $v_{d/dt,ref}$ is set to a constant positive value, which first leads to the control of the rising current, i.e. with a negative di_C/dt feedback signal, and then to the control of the falling voltage, i.e. with also a negative dv_{CE}/dt feedback signal. To initiate a turn-off, $v_{d/dt,ref}$ is set to a constant negative value, which leads to the control of the rising voltage prior to the control of the falling current.

In chopper applications, where only one IGBT exists per leg, all the switching transients, i.e. the current and voltage commutations between the IGBT and the opposite FWD, are evoked by the IGBT itself, thus no interference from another switching IGBT occurs to the control and to the feedback signals.

Contrary to such chopper circuits, in bridge leg applications, cf. Fig. 1 and Fig. 3, two actively switching power semiconductors with antiparallel FWDs are connected in series between the positive and negative DC voltage rail. This enables an active connection of the output terminal to either the (+) or the (-) DC-link rail independent on the sign of the output and/or load current i_o . Such an arrangement of the power semiconductors implies, that their difference in current levels is always equal to the load current,

$$i_{C,LS} - i_{C,HS} = i_o, \quad (1)$$

and their sum of voltages equals the DC-link voltage less the voltage drop across the parasitic stray inductance L_s in the commutation loop,

$$v_{CE,LS} + v_{CE,HS} = v_{DC} - L_s \frac{di_{C,LS/HS}}{dt}. \quad (2)$$

As will be shown later, these dependencies in the currents and voltages of the two complementary IGBTs in a bridge leg arrangement will cause unwanted interaction between the control loops on the gate drives of these IGBTs. Prior to that, the different possible types of switching transition will be discussed in the following.

A. Identification of the possible types of switching transition

At each output voltage transition, i.e. from (+) to (-) or vice versa, the commutation and the according current paths in the commutation loop depend on the sign of the output current i_o . Independent of the direction of the load current the turned-on IGBT is turned-off first and the opposite IGBT is turned-on thereafter, in order to prevent a cross conduction current and/or transient short circuit of the DC-link. The different possible current paths in the bridge leg and the corresponding schematic current and voltage waveforms at the switching transitions are depicted in Fig. 3. Thereby, four different types of switching, denominated as (I) to (IV), can be distinguished as will be explained in the following paragraph.

At the instant of turning-off a turned-on IGBT either its




Fig. 5: Shoot through prevention and interlocking time minimization by reciprocal interlocking of the low- and high-side IGBTs by means of IGBT off-state detection for (a) individual PWM signals of the switches or (b) PWM signals derived directly from a single command signal.

of the IGBTs in any case, it is important that the dv_{CE}/dt feedback of a closed-loop gate drive is disabled once the corresponding IGBT enters its off-state, i.e. once the blocking ability of the semiconductor is achieved. Any externally evoked positive dv_{CE}/dt signal then not leads to a recharge of the gate and thus the IGBT stays in its safe off-state. As will be shown in Section IV, disabling the di_C/dt feedback is also needed in addition, in order to securely turn-off some particular types of load short circuits.

In practice, as illustrated in Fig. 4, the deactivation of the di_C/dt and dv_{CE}/dt feedback signals could be realized by means of high-speed (video) multiplexers, each with one input connected to the corresponding feedback signal and the other connected to ground. To know whether the IGBT is in off-state and accordingly to detect at which instant the feedbacks need to be disabled, a detection circuit is required that monitors whether the IGBT is in blocking state or not. The most simple solution is here to test, whether the gate voltage v_{Ge} is on a level below the threshold voltage $v_{Ge,th}$.

This feedback signal deactivation prevents a parasitic turn-on of the IGBTs during their off-state and thus enables the safe switching in normal operating mode.

III. INTERLOCKING AND DEAD TIME MINIMIZATION

To ensure a safe operation without shoot-through, a simultaneous turn-on of both IGBTs in a bridge leg has to be strictly avoided. A simple and common solution for this problem is to delay each turn-on command by a preset time interval to ensure an interlocking of the two IGBTs. This interlocking time t_d is typically selected for the worst case switching times of the IGBTs at maximum DC-link voltage, load current level, and junction temperature, i.e. at part load condition the turn-on command is delayed more than actually needed. Since this interlocking time leads to a delay of the subsequent IGBT's turn-on, an output voltage distortion, depending on the sign of the load current, occurs especially at part load condition and for a low modulation index M , and must therefore often be compensated [3–5]. In order to potentially avoid this compensation and/or to minimize the output voltage

distortion, the interlocking time should ideally be adapted to the actual switching condition.

The just proposed off-state detection circuit of the closed-loop IGBT gate drive, that is indicating the blocking ability of an IGBT and used to ensure the safe operation in normal operating mode, can further be utilized to minimize the interlocking time between the IGBTs in a bridge leg arrangement as shown in Fig. 5. Instead of a large preset delay of the turn-on command, the turn-on of an IGBT can be directly enabled by the signal indicating the blocking ability of the opposite IGBT and vice versa, similar to the concept proposed in [6], with only two additional logic signal isolators. This reciprocal interlocking circuit dynamically adapts the turn-on delay to the load condition, i.e. the actual turn-off time of the complementary IGBT, and thus allows to apply directly inverted PWM gate signals to the low- and high-side gate drive without the need of any interlocking as depicted in Fig. 5 (b), i.e. the number of the gate signals, that need to be generated and distributed from the main control unit, can be halved if desired.

IV. SHORT CIRCUIT DETECTION AND TURN-OFF

At normal operation a safe switching of the IGBTs in a bridge leg is guaranteed by reciprocal interlocking of the complementary transistors and by means of a robust closed-loop di_C/dt and dv_{CE}/dt control of the switching transients, as it has been explained so far. Nevertheless, a failure of e.g. a gate drive, an IGBT or the load can at any time lead to a short circuit (SC) with a corresponding SC impedance Z_{SC} of the output terminal to either the (+) or the (–) DC-link rail for the topology considered in Fig. 1. Similar as for conventional passive gate drivers, a robust SC detection and a safe SC turn-off is also needed for the closed-loop gate drive. For this purpose the various SC cases must be investigated in the context of the closed-loop gate drive.

There mainly exist two different types of IGBT SC [7], whereby the SC type I corresponds to a turn-on of a turned-off IGBT into an existing SC impedance Z_{SC} at the output terminal of the bridge leg. The associate sequence and the




Fig. 6: Sequence (a) to (c) during an IGBT SC type I. (a) The SC impedance Z_{SC} is already present prior to the turn-on of T_{UT} . (b) T_{UT} gets the turn-on command and evokes the SC by turning-on. (c) T_{UT} 's gate drive detects the SC and turns-off.




Fig. 7: Sequence (a) to (c) during an IGBT SC type II. (a) T_{UT} is turned-on and is carrying the load current i_o . (b) A SC with the impedance Z_{SC} occurs at the output terminal, i.e. a SC current is evoked. (c) T_{UT} 's gate drive detects the SC and turns-off.

current paths for this type of SC are depicted in Fig. 6. At the SC type II the IGBT is already in the on-state and is carrying the load current i_o , when the SC occurs at the output terminal. The corresponding sequence and the current paths are shown in Fig. 7. Independent of the type of the SC, its impedance Z_{SC} can basically feature an arbitrary value, that mainly depends on the location and source for the SC.

For SC type I with a low short circuit impedance Z_{SC} and a small commutation inductance L_s , the IGBT's voltage v_{CE} stays close to the (+) DC-link potential during the interval of current rise. This corresponds to the case of hard turn-on switching at nominal operation, i.e. the rate of rise of the current, di_C/dt , is actively controlled to its reference value by the closed-loop gate driver. If the SC is detected in this turn-on interval, it can be turned-off by setting the control reference signal $v_{ref,d/dt}$ on the gate drive from the positive to a negative value.

In order to detect this type of SC, typically the current i_C must be measured. In practice, there exist various methods to detect a SC type I, such as a shunt resistor in the current path, a sense IGBT, a current transformer, a Rogowski coil with integrator circuit or a gate voltage pattern analyzing circuit [8, 9] to name a few. These circuits could also be used in this case. A more simple and cheaper solution is to utilize the di_C/dt feedback signal of the closed-loop control, that is based on the voltage drop across the parasitic bond wire inductance L_E in

the IGBT module. By means of a simple resettable integrator circuit, as it is depicted in Fig. 8 (a), i_C can be measured during the switching transients, i.e. the closed-loop gate drive can very simply be extended by a SC type I detection circuit without the need of an additional current sensing component.

At SC type I with large L_{SC} and at SC type II v_{CE} is low and the IGBT is saturated in the interval where i_C is rising, until the current reaches a level where the IGBT starts to desaturate. Thereby, v_{CE} will rise, too. This incidence is typically utilized to detect such a type of SC, i.e. the on-state voltage $v_{CE,on}$ is monitored after a specific time from the turn-on transients, cf. Fig. 8 (b). However, the di_C/dt and dv_{CE}/dt closed-loop gate drive's basic principle is based on the idea, that i_C and v_{CE} are not changing simultaneously, to achieve the desired control [1]. Since this is not true for these now considered SC cases, the additional positive di_C/dt feedback at turn-off would affect the control, i.e. the gate would be discharged extremely fast leading to an unwanted fast SC turn-off and accordingly to a destruction of the device due to overvoltage. As a result, turning-off this type of SC with the closed-loop approach is not reasonable. Accordingly, the di_C/dt and dv_{CE}/dt feedbacks must be deactivated directly after the turn-on transients. In this case, a safe turn-off of the SC can be achieved by means of the implemented gate current control of the proposed gate drive, cf. Fig. 4, which otherwise is used to control the gate current in the turn-on and turn-




Fig. 8: (a) Proposed i_C measurement and SC type I detection circuit by means of a resettable integrator circuit. (b) v_{CE} clipping circuit to measure v_{CE} in on-state and to detect the SC type II.




Fig. 9: Measured current and voltage waveforms during the evoking and at turning-off the two different SC types, i.e. (a) shows SC type I and (b) depicts SC type II.




Fig. 10: Prototype of the closed-loop IGBT gate drive; PCB dimensions: 50 mm x 133.3 mm and/or 1.97 in x 5.25 in

off delay intervals of the switching transients. By setting the reference signal for the gate current to a small negative value, this type of SC can safely be turned-off, which is similar to the passive gate drivers that feature an additional high-ohmic gate turn-off path for the case of a SC turn-off.

V. EXPERIMENTAL RESULTS

A hardware prototype of the proposed closed-loop di_C/dt and dv_{CE}/dt gate drive was developed, cf. Fig. 10, that contains all described measurement and control circuits. A finite state machine is implemented in the Complex Programmable Logic Device (CPLD) in order to generate the desired trigger

and reference signals for the closed-loop control and handle e.g. the deactivation of the feedback signals or the detection of the different types of SC. As IGBT module, a 1.2 kV, 300 A bridge leg IGBT module (Infineon FF300R12MS4) in an EconoDUAL housing has been used.

A. Short circuit turn-off

The two basic types of SC of the load have been experimentally verified according to the proposal in Section IV. Fig. 9 (a) depicts the current and voltage waveforms at the SC type I. Thereby, T_{UT} was turned-on whereby the complementary IGBT of the bridge leg was already turned-on. The di_C/dt reference signal was set to $1 \text{ kA}/\mu\text{s}$, to turn-on T_{UT} . After the SC was detected by the SC type I detector, cf. Fig. 8 (a), the SC was turned-off safely with a di_C/dt reference of $-1 \text{ kA}/\mu\text{s}$. The waveforms at the SC type II are shown in Fig. 9 (b). Thereby, T_{UT} was conducting the load current i_o , while a SC was initiated by a fast turn-on of the complementary IGBT. By the desaturation detection circuit, cf. Fig. 8 (b), the SC was detected and also safely turned-off with disabled di_C/dt and dv_{CE}/dt feedback signals and a gate current controller reference signal of -3 A . In accordance with these measurement results, it can be summarized, that the gate drive is able to detect and securely turn-off the two basic types of SC of the load.




Fig. 11: Measurements at closed-loop control of the two different types of switching transition. (a) equals the switching type (A), i.e. a soft turn-off is followed by a hard turn-on. (b) corresponds to the switching type (B), whereby a hard turn-off leads a soft turn-on.

B. Normal operation

To experimentally verify the safe switching in normal operation, double pulse tests have been performed by means of a hardware prototype. Due to the mentioned symmetry considerations of the low- and high-side, each of the two different types (A) and (B) of switching transition, cf. Section II-A, has only been measured once. The measured current and voltage waveforms are depicted in Fig. 11. Thereby, the absolute value of the di_C/dt reference was set to $1 \text{ kA}/\mu\text{s}$ and the absolute value of the dv_{CE}/dt reference was set to $2 \text{ kV}/\mu\text{s}$. As can be seen, the waveforms are exactly as they were expected to be in Section II. A robust operation of the closed-loop di_C/dt and dv_{CE}/dt IGBT gate drive even for IGBTs in bridge leg configurations is thus enabled by the additional circuits and control methods proposed in this paper.

VI. CONCLUSION

In this paper, a di_C/dt and dv_{CE}/dt closed loop gate drive formerly proposed by the authors for chopper applications has been extended for IGBTs in bridge leg configuration. A safe operation at normal and short circuit condition is ensured, and the interlock delay time between upper and lower IGBT is minimized. This now enables an application of the closed-loop IGBT gate drive concept in numerous applications such as AC variable speed drives or UPS systems. Therewith, a degree of freedom in the design space of the converter design is gained, which allows to ensure a defined trade-off between switching losses and EMI independent of the load current level, the DC-link voltage or the junction temperature of the power semiconductors. Furthermore, the closed-loop gate control allows to combine IGBTs from different manufacturers for the realization of a converter system without requirement of tuning gate resistors etc. as typically required for conven-

tional gate drive circuits. Accordingly, the proposed gate drive concept also facilitates a minimization of production and/or maintenance costs and therefore could support a widespread application of power electronic converters in industry and renewable energy systems.

REFERENCES

- [1] Y. Lobsiger and J. W. Kolar, "Closed-loop IGBT gate drive featuring highly dynamic di/dt and dv/dt control," in *Proc. of the IEEE Energy Conversion Congress and Exposition (ECCE)*, Raleigh, NC, USA, Sep. 2012, pp. 4754–4761.
- [2] —, "Stability and robustness analysis of d/dt -closed-loop IGBT gate drive," in *Proc. of the 28th Annual IEEE Applied Power Electronics Conf. and Exposition (APEC)*, Long Beach, CA, USA, Mar. 2013, pp. 2682–2689.
- [3] D. Leggate and R. J. Kerkman, "Pulse-based dead-time compensator for PWM voltage inverters," *IEEE Trans. Ind. Electron.*, vol. 44, no. 2, pp. 191–197, Apr. 1997.
- [4] B. Zhang, A. Q. Huang, and B. Chen, "A novel IGBT gate driver to eliminate the dead-time effect," in *Proc. of the 40th IEEE Industry Applications Society Annual Meeting (IAS)*, vol. 2, Kowloon, Hong Kong, Oct. 2005, pp. 913–917.
- [5] L. Chen and F. Z. Peng, "Dead-time elimination for voltage source inverters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 574–580, Mar. 2008.
- [6] S. K. Biswas, B. Basak, and K. S. Rajashekara, "Gate drive methods for IGBTs in bridge configurations," in *Proc. of the 29th IEEE Industry Applications Society Annual Meeting (IAS)*, Denver, CO, USA, Oct. 1994, pp. 1310–1316.
- [7] S. Pierstorff and H.-G. Eckel, "Different short circuit types of IGBT voltage source inverters," in *Proc. of the Power Conversion and Intelligent Motion Conf. (PCIM Europe)*, Nuremberg, Germany, May 2011, pp. 592–597.
- [8] S. Musumeci, R. Pagano, A. Raciti, G. Belverde, and A. Melito, "A new gate circuit performing fault protections of IGBTs during short circuit transients," in *Proc. of the 37th IEEE Industry Applications Society Annual Meeting (IAS)*, vol. 4, Pittsburgh, PA, USA, Oct. 2002, pp. 2614–2621.
- [9] J.-B. Lee and D.-S. Hyun, "Gate voltage pattern analyze for short-circuit protection in IGBT inverters," in *Proc. of the 38th Annual IEEE Power Electronics Specialists Conf. (PESC)*, Orlando, FL, USA, Jun. 2007, pp. 1913–1917.