An exemplary gate drive circuit and method are disclosed for controlling a gate-controlled component, the gate drive circuit having a PI controller adapted to receive an input reference signal and to control a gate voltage of the gate-controlled component. The gate drive circuit can include a first feedback loop for the PI controller, the first feedback loop having a first gain (k₁), a second feedback loop for the PI controller, the second feedback loop having a second gain (k₂), and a clipping circuit adapted to modify a feedback signal in the second feedback loop during turn-on of the gate-controlled component when the time derivative of the collector current is negative. The first feedback loop can include a first blanking circuit adapted to cut the feedback loop when the gate-controlled component is in a blocking state.
References Cited

OTHER PUBLICATIONS


* cited by examiner
**Figure 6**

**Figure 7**
ACTIVE GATE DRIVE CIRCUIT

RELATED APPLICATION

This application claims priority under 35 U.S.C. §119 to European Patent Application No. 13172938.6 filed in Europe on Jun. 20, 2013, the entire content of which is hereby incorporated by reference in its entirety.

FIELD

The present disclosure relates to gate drivers, such as gate drivers employing closed-loop control of current and voltage slope.

BACKGROUND INFORMATION

Insulated gate bipolar transistor (IGBT) modules are widely used in inductive (hard) switching voltage source power electronic converters such as drives, switched-mode power supplies or solid state transformers.

The desire for minimizing switching losses of the IGBT, sticking the current and voltage conditions to the safe operating area (SOA), (e.g. limiting the turn-off overvoltage and the peak reverse recovery current during turn-on), and restricting electromagnetic interference (EMI) is a challenging task of the IGBT’s gate drive. Setting a collector current slope $di_c/dt$ at turn-on allows the peak reverse recovery current to be limited, and $di_c/dt$ during turn-off defines the overvoltage resulting from the voltage drop across the total commutation loop inductance $L_c$. To provide electromagnetic compatibility (EMC), as the case may be, the collector-emitter voltage slope $dv_c/dt$ and $di_c/dt$ has to be restricted to specified values.

An independent current and voltage slope control individually for turn-on and turn-off allows the gate drive to optimally switch the IGBT in all operating points with minimal switching losses while sticking to the SOA and providing EMC. In addition, if IGBT modules are directly connected in series or in parallel, the control of $dv_c/dt$ or $di_c/dt$ enables a symmetrical voltage or current sharing.

A simple and common way of adjusting the switching speed of IGBTs is to insert additional passive components into the circuit. An additional gate resistance $R_g$ reduces the gate current and therefore also both current and voltage slopes, an extra Miller capacitance $C_M$, lowers $dv_c/dt$ and an added gate-emitter capacitance $C_je$ slows down $di_c/dt$. This approach can lead either to excessive switching losses or to increased delays and gate driving losses due to the larger amount of gate charge needed.

To avoid additional gate driving losses, a feed-forward gate voltage shape generator can be used to adjust the $di_c/dt$. However, in this approach the controllability of the voltage slope is low. See [1] J. J. Grovic, “An IGBT gate driver for feed-forward control of turn-on losses and reverse recovery current,” IEEE Transactions on Power Electronics, vol. 23, no. 2, pp. 643-652, March 2008.

Further possibilities to influence the gate current during the switching transients are for example switchable or adjustable gate resistor(s), current sources/sinks or gate voltages. As the implementation of such gate drives with an adjustable output stage has to ensure the operation in the SOA, (e.g., limited $di_c/dt$ and $dv_c/dt$), for all operating conditions (varied $I_J$, $V_J$, $V_{CE}$), for most of the operating points the desired optimal current and voltage slopes are not achieved, which results in increased switching losses. In addition, the system state of a semiconductor (e.g., the transition from the current to the voltage transients and vice versa), should be detected most accurately in an additional complex circuit, to be able to independently adjust $di_c/dt$ and $dv_c/dt$.

Missing compensation of the IGBT’s non-linearities and dependencies on the operating point is a further and main drawback of all these open-loop control topologies. The IGBT’s transconductance $g_m$, in fact varies with the gate voltage $v_{ge}$ and the junction temperature $T_J$, as well as both capacitance values $C_{je}$ and $C_{gs}$ depend on the applied voltage, especially the Miller capacitance. With an open-loop approach, accurately defined constant current and voltage slopes can therefore not be obtained. For that reason, topologies with feedback are applied to achieve more precise control.

Best performance with regard to analog control bandwidth can be achieved by $di_c/dt$ and $dv_c/dt$ control topologies due to simple and high bandwidth measurement circuits, easy to generate constant reference value(s) and simple control amplifier stages. Different implementations of only $di_c/dt$ control or individual solutions for current or voltage slope control during turn-on or turn-off have been presented. See [2] S. Park and T. M. Jahns, “Flexible dv/dt and di/dt control method for insulated gate power switches,” IEEE Transactions on Industry Applications, vol. 39, no. 3, pp. 657-664, 2003.

A complete solution of turn-on and turn-off $di_c/dt$ and $dv_c/dt$ control was presented in, for example, see [3] C. Dörlemann and J. Melbert, “New IGBT driver with independent dv/dt- and di/dt-feedback control for optimized switching behavior,” Proc. of the 2nd Int. Conf. on Integrated Power Electronics Systems (CIPS), pp. 107-114, 2002. Due to the implementation with a large amount of bipolar transistors and an active detection and selection of the control loop, the performance was limited to 200 A/μs and 1 kV/μs.

SUMMARY

A gate drive circuit is disclosed for controlling a gate-controlled component, the gate drive circuit comprising: a PI controller configured to receive an input reference signal $(v_{ref,k})$ and to control a gate voltage of a gate-controlled component; a first feedback loop for the PI controller configured to provide feedback from a time derivative of a collector-to-emitter voltage $(v_{Ce})$ of the gate-controlled component, the first feedback loop having first gain $(k_s)$, and having a first blanking circuit configured to cut the first feedback loop when the gate-controlled component is in a blocking state; and a second feedback loop for the PI controller configured to provide feedback from a time derivative of a collector current $(i_C)$ of the gate-controlled component, the second feedback loop having second gain $(k_c)$, and having a clipping circuit configured to modify the feedback signal in the second feedback loop during turn-on of the gate-controlled component when the time derivative of the collector current is negative.

A method for controlling a gate-controlled component is also disclosed by using a PI controller configured to receive an input reference signal $(v_{ref,k})$ and to control a gate voltage of the gate-controlled component, the method comprising: providing the input reference signal $(v_{ref,k})$ to the PI controller; obtaining a first feedback signal for the PI controller in a first feedback loop from a time derivative of a collector-to-emitter voltage $(v_{Ce})$ of the gate-controlled component; obtaining a second feedback signal for the PI controller in a second feedback loop from a time derivative of a collector current $(i_C)$ of the gate-controlled component; modifying the second feedback signal in a second feedback loop during turn-on of the gate-controlled component when the time
derivative of the collector current is negative; and cutting the first feedback signal when the gate-controlled component is in a blocking state.

**BRIEF DESCRIPTION OF THE DRAWINGS**

In the following, features disclosed herein will be described in greater detail by way of preferred exemplary embodiments with reference to the accompanying drawings, in which:

FIGS. 1a and 1b show exemplary schematic current and voltage waveforms of inductive switching transients for a) turn-on and b) turn-off;

FIG. 2 shows an exemplary block diagram of a combined current and voltage slope control;

FIG. 3 shows an example of a schematic of an active gate drive;

FIG. 4 shows an example of a schematic of a clipping circuit;

FIG. 5 shows exemplary measured collector current $i_c$, collector-emitter voltage $v_{ce}$ and gate driver output voltage $v_{GDout}$ during turn-on for varied load currents;

FIG. 6 shows exemplary measured collector current $i_c$ and collector-emitter voltage $v_{ce}$ during turn-on for varied voltage slopes;

FIG. 7 shows exemplary measured collector current $i_c$ and collector-emitter voltage $v_{ce}$ during turn-off for varied current slopes;

FIGS. 8 and 9 show exemplary current and voltage waveforms in commutation in a half-bridge configuration;

FIGS. 10, 11 and 12 show exemplary embodiments disclosed herein.

**DETAILED DESCRIPTION**

A driving method and driver circuit implementing the method are disclosed for alleviating the above mentioned disadvantages.

Exemplary embodiments can use a single PI controller that controls both $di_c/dt$ and $dv_{ce}/dt$ of the gate-controlled component. Due to the nature of turn-on and turn-off procedures, either the collector current or the collector-emitter voltage changes at a time thereby enabling the use of only one PI controller with simultaneously active $di_c/dt$ and $dv_{ce}/dt$ feedback loops.

An active gate drive as disclosed herein can provide highly dynamic control using simple hardware implementation. For the hardware implementation only simple measurement circuits, a constant reference signal during the complete switching operation and one single control amplifier can be used. Due to the natural state transition from $di_c/dt$ to $dv_{ce}/dt$ control and vice versa, no active change of the control loop is needed during the switching transients providing maximum analog control bandwidth.

With an exemplary embodiment, the change rate of the collector current and the change rate of the collector-emitter voltage can be controlled using a simple structure. The controlled change rates can ensure that problems relating to high change rates or excessive losses are dealt with.

A main characteristic of inductive (hard) switching transients of an IGBT is that sections of current and voltage change follow each other for the turn-on and turn-off operation as depicted in FIG. 1 and described in Table 1.

| TABLE I  |
|-----------------|-----------------|
|                | **a**. turn-on  | **b**. turn-off |
| (1)            | $v_{GDout}$ < $v_{th}$ | charge large $C_{oc}$ |
| (2)            | $di_c/dt$        | $dv_{ce}/dt$        |
| (3)            | $dv_{ce}/dt$     | $di_c/dt$           |
| (4)            | discharge large $C_{oc}$ | tail current |
| (5)            | on-state         | off-state           |

It can be seen in FIG. 1a that collector current increases in section (2) of the turn-on procedure. In the same section the collector emitter voltage stays almost constant.

Due to the temporal separation of the current and voltage slopes, ideally, $dv_{ce}/dt$ is zero during the collector current change and $di_c/dt$ is zero during the collector-emitter voltage change. This fact permits utilization of a combined $di_c/dt$ and $dv_{ce}/dt$ closed-loop control, (e.g., both control loops are active simultaneously), with one single PI controller. In such a case, a natural state transition from the current to the voltage slope control and vice versa occurs due to the hard switching of the IGBT. An exemplary block diagram for this combined current and voltage slope control is depicted in FIG. 2.

FIG. 2 shows a controlled component 30 having a gate G, a collector C and an emitter E. The output of a PI controller 31 is fed to a buffer circuit BUF which amplifies the signal from the PI controller and feeds gate current $i_g$ to the gate of the component. A first feedback loop carries a feedback signal having a value of collector-emitter voltage $v_{ce}$ of which a time derivative is taken. This signal is further amplified by gain $k_v$. The signal fed back to the controller is thus proportional to the time derivative of the collector-emitter voltage $dv_{ce}/dt$. A second feedback loop can be included which carries a feedback voltage signal which is proportional to the time derivative of the collector current which is obtained as a voltage between the emitter E and an auxiliary emitter e of the component 30 due to a parasitic bonding wire inductance $L_{ce}$.

An input reference signal $v_{ref}/dt$, which is set once at the beginning of every switching operation, can be kept at a substantially constant value and can define in combination with feedback gains $k_v$ and $k_e$ set-points for both control variables according to (1) and (2):

\[
\frac{di_c}{dt} = \frac{v_{ref}/dt}{k_v L_e} \quad (1)
\]

\[
\frac{dv_{ce}}{dt} = \frac{v_{ref}/dt}{k_e} \quad (2)
\]

With the above equations, it is possible to define the requested voltage and current slopes by setting values of gains.

As the dynamic feedbacks only provide system information during the current and voltage slopes, the PI controller is not able to control the IGBT properly during the turn-on and turn-off delay sections (sections (1) in FIGS. 1a and 1b). There, the controller can increase the gate current too much, resulting in an overshoot of $di_c/dt$ during turn-on and $dv_{ce}/dt$ during turn-off. A solution to control the system state (e.g., the gate current $i_{g,3}$ prior to current or voltage slope feedback will be described in the following.

Missing feedback during the delay sections of the switching transients can lead to excessive gate current causing over-shoots in $di_c/dt$ at turn-on and $dv_{ce}/dt$ at turn-off. If the gate
current is actively controlled in these sections, the overshoots can be prevented. Such a gate current control can be implemented in the active gate drive topology without changing the current and voltage slope control part as depicted in FIG. 2.

The optional gate current control receives measurement from the gate current \( i_g \). The third control loop includes gain \( K_g \) and the feedback signal is subtracted from the reference \( v_{ref(g)} \) Biven for the optional control loop. Similarly, the input reference signal \( v_{ref(d)} \) is subtracted from the gate current control reference. The obtained error signal is fed to a multiplexer 33 allowing disabling of the gate current control loop. The output of the multiplexer is further connected to the PI controller 31.

To initiate the switching operation, both control loops can be activated simultaneously by setting the reference signals and the multiplexer. Subsequently, the gate current control can be deactivated with the multiplexer not later than in the beginning of the current rise at turn-on or the voltage rise at turn-off. This point in time can, for example, be derived by a specific time after the initiation of the switching operation, reaching a predefined gate-emitter voltage level or the point of active current or voltage slope feedback at the latest. In the example of FIG. 2, the multiplexer 33 is controlled with input \( v_{ref(g)} \).

For an exemplary hardware implementation of the active gate drive, the \( dv_{CE}/dt \) and \( dv_{CE}/dt \) feedback signals are provided, a control error is generated, the PI controller is implemented and a highly dynamic and powerful output buffer is inserted as gate driving output stage. The schematic of the proposed active gate drive is shown in FIG. 3 and will be discussed in the following.

The desired measurements of \( dl_{CE}/dt \) and \( dv_{CE}/dt \) feature a duality. For the slope current measurement, the voltage across an inductance in the current path, (e.g., the emitter’s parasitic bonding wire inductance \( L_{p,b} \)), which is proportional to the current time derivative, is used as feedback. For the voltage slope measurement, the current of a capacitor \( C \) in the voltage path is used as feedback proportional to the voltage time derivative. Neglecting any parasitic inductance and assuming a (+)-input of the operational amplifier that is comparably small with regard to \( v_{ce} \), the two feedback signals can be expressed as per (3) and (4):

\[
v_{ce} = L_{p,b} \frac{dl_{ce}}{dt}
\]

\[
i_{ce} = C \frac{dv_{ce}}{dt}
\]

For the generation of the control error, (e.g., summing up the reference and feedback signals), a passive network can be deployed as depicted in FIG. 3. Due to the capacitor \( C \), in the voltage time derivative feedback path, a low-pass characteristic of all remaining signals occurs. This capacitor value can be in the range of several picofarads, so a low-pass time constant in the low nanosecond range results. If this low-pass characteristic, depending on all resistor and capacitor values of the reference signal generation, were to cause a problem, a buffer amplifier could be inserted to decouple the voltage slope feedback.

The PI controller 31 can be implemented with a fast operational amplifier as shown in FIG. 3, where the P- and the I-part result according to (5) and (6):

\[
P = \frac{1}{\tau_{p}} R_{p}
\]

\[
I = \frac{1}{\tau_{i}} R_{i} C
\]

As the output buffer, a push-pull emitter-follower \( Q_2 \), \( Q_3 \) can be used to provide the high analog bandwidth and necessary current gain. In such a case, the parallel connection of lower current rated bipolar transistors as compared with that of single devices is beneficial in terms of current gain (e.g., \( h_{fe} = 100 \)) and analog bandwidth (e.g., \( f_{T} = 100 \) MHz).

FIG. 3 also shows an example of a circuit used for producing the gate current control. Specifically the gate current is measured as a voltage across a resistor \( R \), which is placed in the gate current path. This voltage signal is fed to an operational amplifier circuit which also receives gate current reference voltage \( V_{ref(g)} \). The operational amplifier circuit with resistors \( R_{pos} \), \( R_{neg} \), \( R_{gain1} \), \( R_{gain2} \), and \( R_{bias} \) produce the functionality of the optional feedback loop of FIG. 2. A summation element 34 of FIG. 2 is formed of resistors \( R_{p} \), \( R_{n} \), \( R_{i} \), and \( C \), which are connected to the operational amplifier of the PI controller 31.

Ideally, the current and voltage transients of the inductive switching are, for example, temporally separated from each other, as illustrated above, enabling a combined \( \frac{dl_{CE}}{dt} \) and \( \frac{dv_{CE}}{dt} \) control. However, during the turn-on voltage slope, the collector current is reduced after the peak reverse recovery current, which leads to undesired additional feedback. This decrease in the collector current is shown in FIG. 1a at the section (3).

For the control topology, a negative \( \frac{dl_{CE}}{dt} \) feedback during the turn-on voltage slope should be prevented for achieving an optimal control of \( \frac{dv_{CE}}{dt} \). This can be achieved by inserting a clipping circuit shown in FIG. 4 into the \( \frac{dl_{CE}}{dt} \) feedback path as shown in FIG. 3 with reference numeral 32. With the clipping circuit of the embodiment, the negative current slope feedback values are limited to a diode \( D_2 \), forward voltage scaled down by a compensated voltage divider (\( V_{ref} | R_{2} \), \( R_{1} | C \), \( C \)) when it is enabled. The clipping circuit of the embodiment can be enabled during the turn-on transients only with a switch \( S_3 \). As control signal \( v_{ref} \) is applied to the gate of the switch \( S_3 \), positive current occurring during negative current slope feedback can flow through the diode \( D_2 \) and the voltage of the operational amplifier of FIG. 4 is limited by the forward voltage of the diode and the voltage divider. The operational amplifier together with the resistors \( R_{pos} \) and \( R_{neg} \) set the gain of the circuit. The voltage of the circuit is outputted as signal \( v_{ref} \) shown also in FIG. 3. As control signal \( v_{ref} \) for enabling the clipping circuit, the gate signal input of the gate driver may be directly used, (e.g., the clipping circuit is enabled during the complete turn-on switching transients and disabled during the complete turn-off switching transients).

Double-pulse tests have been performed on an exemplary circuit disclosed herein, and the following measurement results were obtained. The test setup included (e.g., consisted of a DC link (up to 1 kV, 320 \( \mu \)l), one Infineon 114508R12KE4 IGBT half-bridge module 1.2 kV, 450 A), an air-core pulse inductor (55 \( \mu \)H) and a busbar interconnecting all components.

For the reference values of \( \frac{dl_{CE}}{dt} \) \( \frac{dv_{CE}}{dt} \) \( 2 \) kA/\( \mu \)s and \( \frac{dv_{CE}}{dt} \) \( 0.5 \) kV/\( \mu \)s, the current and voltage transients of the IGBT have been measured for different values of the load current as depicted in FIG. 5. The active gate drive adjusts the output voltage \( V_{ref(d)} \) to follow the current slope reference until the peak reverse recovery current is taken and then, due to the natural state transition, controls the voltage slope to its reference value. The plots are performed for six different load current values.

In FIG. 6, the voltage slope reference is varied in the range of \( \frac{dv_{CE}}{dt} \) \( \sim 0.5 \) kV/\( \mu \)s...2 kV/\( \mu \)s and in FIG. 7, the current slope reference is varied in the range of \( \frac{dl_{CE}}{dt} \) \( \sim 0.57 \) kA/\( \mu \)s...3 kA/\( \mu \)s for nominal load current. In both cases, the active gate drive is able to accurately control the current and the voltage slopes to their reference values.
When operating the gate drive circuit of FIGS. 2 and 3 for driving switches in half-bridge configurations with inductive switched current, there are two types of commutations where a certain feedback of the opposite side’s (High Side/Low Side) switching might cause an ambiguous operation. The commutations will be described below with reference to FIGS. 8 and 9.

FIG. 8 shows current and voltage waveforms when low side IGBT is turning on with a positive collector current Ic. The upper plot of FIG. 8 shows low side (LS) collector current iC,LS and collector-to-emitter voltage vCE,LS waveforms. The lower plot of FIG. 8 shows corresponding waveforms for the high side (HS).

In FIG. 8, first the current commutates from the opposite side (high side) freewheeling diode and then the voltage of the turning on IGBT falls. At the same time, the voltage rises over the opposite side (high side) freewheeling diode and IGBT as shown in FIG. 8. During the current commutation, both low side and high side current feedbacks function as intended, that is limit the current change rate. But for voltage change, the high side feedback is positive, which—depending on the high side turn-off voltage reference (Vref,HS,BO) and the gain of the dv/dt feedback loop and the time constant of the integrator—might be enough to turn the high side IGBT temporary on again. This would end up in a shoot-through of high side and low side IGBT’s. It should be noted that eventually the high side IGBT would turn off as the integrator would force the gate voltage to Vref,HS,BO.

In the commutation shown in FIG. 9, a low side IGBT is turning off with a positive collector current Ic. The upper and lower plots of FIG. 9 correspond to those of FIG. 8. First the voltage vCE,LS is charged over the turning off IGBT for the opposite side to be able to start conducting as seen in FIG. 9. During this time, voltage vCE,LS falls over the high side IGBT and dv/dt feedback keeps the IGBT gate low. This is followed by a current fall conducted by the closed loop dv/dt control of the low side IGBT. During this time, the negative dv/dt of the high side tends to increase the high side IGBT gate voltage, possibly turning it on. In practice this should not be harmful as the voltage is already over the low side IGBT and the low side IGBT is controlling the current commutation to the high side diode.

As described herein, in the case of a half-bridge configuration, unintended turn-on due to dv/dt and dv/dt feedbacks in certain circumstances is possible in the circuit of FIGS. 2 and 3. In half-bridge configurations, unintended feedback is possible when the opposite side (high side/low side) is controlling the current. According to an exemplary embodiment, the gate drive circuit can include a first blanking circuit 101 in the first feedback loop and according to an exemplary embodiment, the gate drive circuit can include a second blanking circuit 102 in the second feedback loop.

The blanking circuits allow the operation of the gate driver in half-bridge configurations when an inductive current is switched. The blanking circuits 101, 102 deactivate the di/dt and/or dv/dt feedbacks to a driver circuit as soon as a power semiconductor is in its blocking state. That is to say that the blanking circuits cut the feedbacks to the component once the component is in the blocking state.

The component realizing the blanking can be for example a high-speed multiplexer as shown in FIG. 10. Control signals Vref,HS,BO are created based on a status of the IGBT or its gate. It can be generated from the measurable parameters such as collector-to-emitter voltage vCE, collector current iC, or from gate-to-emitter voltage vGE. The simplest solution would be to test whether or not the gate voltage vGE is below the threshold voltage VGE,th.

Adding blanking to the closed loop di/dt and dv/dt gate control ensures that no cross conduction occurs during commutation.

In an exemplary embodiment, the state data used in the blanking circuits of the opposite side (HS/LS) can be further utilized to minimize or even remove a preset commutation delay due time. FIG. 11 (a) shows an exemplary implementation of such a circuit, where the opposite side off-state detection, is that the previous mentioned control signals Vref,HS,BO from both high side and low side gate drive circuits, are used for interlocking the high side and low side turn-on and turn-off command, respectively. More specifically, FIG. 11 (a) shows a half-bridge collector-to-emitter connected IGBTs that are driven with the gate drive circuits of the invention. A high side gate drive circuit with off-detection 111 outputs a signal vref,LS,BO indicating the off-state to the low side gate drive circuit through an AND circuit 114. Once the inputted control signal vref,HS,BO and the signal indicating the off-state are high, the control is passed through to the gate driver circuit 112. Similarly, the low side off-detection circuit in the gate drive circuit 112 outputs a signal vref,LS,BO to an AND circuit 113 which also receives a high side control signal vref,HSS,BO. When both these signals are high, the control is passed to the gate driver circuit 111. With the aid of the exemplary embodiment, no preset commutation delay necessary for ensuring that one component is in the off-state before the other component is turned on is needed.

As shown in FIG. 11 (b), an exemplary embodiment with state data allows a single control signal per leg to be used. As the high side and the low side switch components are controlled as complementary pairs, the inputted control signal, such as a pulse width modulated signals, is inverted with a logic inverter 115 for one switch component as the other uses the original control signal. The off-detection in the gate drive circuits operates such that the turn-on of the switch component is carried out only after the other switch component has turned off. Other features of FIG. 11 (b) are as in FIG. 11 (a).

In certain exemplary short circuit cases (e.g., at hard switching failure with large short circuit inductance and at failure under load), the collector-to-emitter voltage vCE rises fastly while the collector current iC is rising, too. However, a closed-loop gate drive circuit can be based on the idea that iC and vCE are not changing simultaneously in order to achieve the desired control. Since this is not true for these aforementioned short circuit cases, there are basically two options to safely turn-off the short circuit, as will be explained.

The short circuit can be turned-off safely by way of the closed-loop gate drive once collector-to-emitter voltage vCE has reached a DC link voltage (e.g., the turn-off is not initiated directly after the detection of the short circuit but when vCE has reached a DC link level). This turn-off solution therefore leads to increased losses in the IGBT due to the artificial turn-off delay and would not work if the short circuit impedance includes (e.g., consists of) a resistive part similar to or higher than that of the IGBT, since in such a case vCE would not reach the DC link voltage.

A simpler and more robust solution without any additional turn-off delay would be to turn-off the short circuit without the closed-loop control but by ways of the implemented gate current control, where a predefined low value of the gate current could be used to safely turn-off the IGBT. For this, the di/dt and dv/dt feedbacks can be deactivated right after the turn-on transients (e.g., once the power semiconductor has reached its on-state), in order for the gate current control to operate without any undesired additional feedback. This can be carried out as described by way of the di/dt and dv/dt blanking circuits 101 and 102 in the feedback paths.
According to an exemplary embodiment, an overvoltage control feedback loop can be added to the gate drive circuit disclosed herein. This feedback is active also while the di/dt is not actively changed, for example during a diode current snap-off, and would protect the IGBT and the freewheeling diode against any overvoltage by turning the IGBT on the basis of a set \( v_{th} \) voltage level similarly to known active clamp circuits. This is depicted in FIG. 12 in which the collector-to-emitter voltage \( v_{ce} \) is led to a comparator circuit 103. If the measured voltage exceeds a set limit, the output is amplified with a third gain \( k_{v} \) in a block 104 and further fed to a summation element 105 which adds the output of the block 104 to the output of the PI controller. The obtained sum is fed to the buffer circuit feeding the gate current. The operation of the overvoltage control is such that during collector-to-emitter overvoltage, the gate voltage is increased to interrupt the turn-off procedure of the component so that the di/dt may slow down, resulting in a lower collector-to-emitter voltage.

As is understood, the circuit structures described herein with reference to the drawings are merely examples of possible constructions that are suitable for producing the desired functions disclosed herein. It is clear that certain circuit structures, such as the clipping circuit, may be formed using other structures.

In FIGS. 10 and 11, some additional features are included in the circuit of FIG. 2. As the basic operation principle of the circuits in FIGS. 10 and 11 corresponds to that of FIG. 2, more specific references to various components of FIGS. 10 and 11 are omitted.

The components controlled with the circuits and methods disclosed herein are, for example, IGBT components. Other gate-controlled components include MOSFETs and BJTs and the like.

It will be apparent to a person skilled in the art that as technology advances, the inventive concepts disclosed herein can be implemented in various ways. The invention and its embodiments are not limited to the examples described above but may vary within the scope of the claims.

Thus, it will be appreciated by those skilled in the art that the present invention can be embodied in other specific forms without departing from the spirit or essential characteristics thereof. The presently disclosed embodiments are therefore considered in all respects to be illustrative and not restricted. The scope of the invention is indicated by the appended claims rather than the foregoing description and all changes that come within the meaning and range and equivalence thereof are intended to be embraced therein.

REFERENCES


The invention claimed is:

1. A gate drive circuit for controlling a gate-controlled component, the gate drive circuit comprising:

- a PI controller configured to receive an input reference signal \( v_{ref,ref} \) and to control a gate voltage of a gate-controlled component;
- a first feedback loop for the PI controller configured to provide feedback from a time derivative of a collector-to-emitter voltage \( v_{ce} \) of the gate-controlled component, the first feedback loop having first gain \( k_{1} \), and having a first blanking circuit configured to cut the first feedback loop when the gate-controlled component is in a blocking state; and
- a second feedback loop for the PI controller configured to provide feedback from a time derivative of a collector current \( i_{c} \) of the gate-controlled component, the second feedback loop having second gain \( k_{2} \), and having a clipping circuit configured to modify the feedback signal in the second feedback loop during turn-on of the gate-controlled component when the time derivative of the collector current is negative.

2. A gate drive circuit according to claim 1, comprising:

- a gate current control loop configured to use the PI controller, which gate current control loop will receive a feedback signal from a gate current and is connectable to control gate current during turn-on and turn-off delays.

3. A gate drive circuit according to claim 1, comprising:

- a buffer circuit (BUF) for amplifying an output signal from the PI controller to drive the gate-controlled component.

4. A gate drive circuit according to claim 1, wherein the clipping circuit comprises:

- a controlled component for enabling the clipping circuit.

5. A gate drive circuit according to claim 1, wherein the clipping circuit is configured to limit an output of the gate drive circuit.

6. A gate drive circuit according to claim 1, wherein the time derivative of the collector-to-emitter voltage is determined as a voltage level by a capacitor included in the first feedback loop, the capacitor being responsive to a collector-to-emitter voltage change.

7. A gate drive circuit according to claim 1 wherein the time derivative of the collector current is determined as a voltage level from a voltage over a known inductance.

8. A gate drive circuit according to claim 1, wherein the first feedback loop comprises:

- a second blanking circuit configured to cut the first feedback loop when the controlled component is in the blocking state.

9. A gate drive circuit according to claim 8, wherein the first and/or second blanking circuit(s) is/are configured to receive control \( v_{ref,FB} \) for cutting the first feedback loop based on a status of the gate-controlled component or its gate.

10. A gate drive circuit according to claim 9, wherein the control for cutting the feedback loop is based on determining whether the gate voltage of the gate-controlled component is below a threshold voltage \( V_{th,ref} \).

11. A gate drive circuit according to claim 1, comprising:

- a third feedback loop configured to provide feedback from a collector-to-emitter voltage \( v_{ce} \) of the gate-controlled component, the third feedback loop having a third gain \( k_{3} \), and being configured to be operational to increase the gate voltage when the collector-to-emitter voltage of the gate-controlled component is above a set overvoltage limit value.

12. A gate drive circuit according to claim 9, in a half-bridge configuration, wherein the control \( v_{ref,FB} \) for cutting the first feedback loop is configured for interlocking low side and high side controls to prevent cross conducting.

13. A gate drive circuit according to claim 1, in a half-bridge configuration, wherein in case of over-current, the first blank-
11. A gate drive circuit configured to deactivate the first feedback loop or the first and second feedback loops when a power semiconductor is in a state for short circuit turn-off at a set negative gate current.

14. A method for controlling a gate-controlled component by using a PI controller configured to receive an input reference signal ($V_{ref/di Hampton}$) and to control a gate voltage of the gate-controlled component, the method comprising:

- providing the input reference signal ($V_{ref/di Hampton}$) to the PI controller;
- obtaining a first feedback signal for the PI controller in a first feedback loop from a time derivative of a collector-to-emitter voltage ($V_{CE}$) of the gate-controlled component;
- obtaining a second feedback signal for the PI controller in a second feedback loop from a time derivative of a collector current ($I_C$) of the gate-controlled component; and
- cutting the first feedback signal when the gate-controlled component is in a blocking state.

15. A gate drive circuit according to claim 2, comprising:

- a buffer circuit (BUF) for amplifying an output signal from the PI controller to drive the gate-controlled component.

16. A gate drive circuit according to claim 15, wherein the clipping circuit comprises:

- a controlled component for enabling the clipping circuit.

17. A gate drive circuit according to claim 16, wherein once enabled, the clipping circuit is configured to limit an output of the gate drive circuit.

18. The gate drive circuit according to claim 7, wherein the inductance is a parasitic bonding wire inductance of an emitter.

19. A gate drive circuit according to claim 17, comprising:

- a third feedback loop configured to provide feedback from a collector-to-emitter voltage ($V_{CE}$) of the gate-controlled component, the third feedback loop having a third gain ($k_3$), and being configured to be operational to increase the gate voltage when the collector-to-emitter voltage of the gate-controlled component is above a set overvoltage limit value.

20. A gate drive circuit according to claim 19, in a half bridge configuration, wherein in case of over-current, the first blanking circuit is configured to deactivate the first feedback loop or the first and second feedback loops when a power semiconductor is in a state for short circuit turn-off at a set negative gate current.