



Power Electronic Systems
Laboratory

© 2020 IEEE

IEEE Transactions on Power Electronics, Vol. 35, No. 6, pp. 5581-5588, June 2020

Dynamic On-Resistance in GaN-on-Si HEMTs: Origins, Dependencies, and Future Characterization Frameworks

G. Zulauf,
M. Guacci,
J. W. Kolar

This paper is a postprint of a paper submitted to and accepted for publication in IET Electric Power Applications and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at the IET Digital Library.



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Dynamic On-Resistance in GaN-on-Si HEMTs: Origins, Dependencies, and Future Characterization Frameworks

Grayson Zulauf, *Student Member, IEEE*, Mattia Guacci, *Student Member, IEEE*, Johann W. Kolar *Fellow, IEEE*

Power Electronic Systems Laboratory, ETH Zurich, Zurich, Switzerland

Abstract—Gallium nitride high-electron-mobility transistors (GaN HEMTs) exhibit dynamic on-resistance (dR_{on}), where the on-resistance immediately after turn-on is higher than the DC value at the same junction temperature. A proliferation of recent literature reports dR_{on} , with some publishing an $8\times$ increase in conduction losses and others finding that the problem is nonexistent. This variation can be largely attributed to the standardized double-pulse-test (DPT) method, which does not specify blocking time and will ignore any effects that accumulate over multiple switching cycles. Absent consistent measurements, designers are left without an accurate conduction loss estimate in converters with GaN HEMTs. We discuss the underlying causes of charge trapping to find the key influences over dR_{on} , and show that the DPT technique gives invalid results. Our measurements validate that each operating parameter must be independently controlled and that only steady-state dR_{on} measurements will predict *in situ* performance. For the commercial GaN HEMT tested in this paper, the worst-case dR_{on} is nearly $2\times$ higher than the DC resistance at the same temperature, confirming that accurate dR_{on} characterization remains critical to predicting converter characteristics. Finally, we provide a reporting framework for GaN HEMT manufacturers and methods to estimate conduction losses in converters with GaN HEMTs.

Index Terms— Dynamic On-State Resistance, Gallium Nitride, Power Transistors, Wide Bandgap Semiconductors.

I. INTRODUCTION

Compared to majority-carrier silicon power semiconductors, gallium nitride-on-silicon high-electron-mobility transistors (GaN-on-Si HEMTs) have much lower specific on-resistance at a given blocking voltage up to the maximum commercially-available rating of 900 V [1]. These HEMTs, however, are known to exhibit “dynamic on-resistance,” where the on-resistance (R_{on}) immediately after turn-on is significantly higher than its DC value (R_{dc}) [2]. In many applications, this dynamic on-resistance (dR_{on}) completely determines conduction losses since dynamic effects dominate the effective on-resistance for the entire conduction period (Fig. 1a). The criticality of accurate dR_{on} characterization is further underscored by the recent JEDEC standard on the subject, which recommends to use the double-pulse-test method but does not specify test parameters [3].

This importance has resulted in a proliferation of recent papers on dR_{on} that can be separated into four themes (with some overlap): *a)* new devices that compare “their” dR_{on} to existing devices [4]–[9], *b)* physics-level investigations of the origins of dR_{on} [10]–[22], *c)* novel measurement techniques of dR_{on} [23]–[41], and *d)* papers attempting to account for unexplained losses in power converters [42]–[46]. A survey of these papers finds such widely-varying values of dR_{on} that designers cannot use the literature to determine losses. For example, Fig. 1b shows a selection of previous dR_{on} measurements on commercial 600/650 V HEMTs from three manufacturers at the same blocking voltage (400 V). For dR_{on} evaluated near 1 μ s after turn-on (measurement time, $t_m = 1 \mu$ s), dynamic effects could increase conduction losses by $5\text{--}8\times$ or be essentially negligible, and similar discrepancies exist at other operating points. Since power semiconductors typically drive the most stringent thermal require-




Fig. 1: a) GaN HEMT conduction period ($0 < t < t_{on}$) showing the effect of dynamic on-resistance (dR_{on}), where the conduction-time-averaged on-state resistance ($dR_{on}(T_c)$) is higher than the DC resistance at the same temperature ($R_{dc}(T_c)$). The measurement time (t_m) indicates the time after turn-on at which dR_{on} is reported in existing literature. b) Previously-reported dR_{on} , normalized to $R_{dc}(25^\circ\text{C})$, for commercially-available 600/650 V GaN-on-Si HEMTs at 400 V blocking voltage (note that blocking times and temperatures vary). Near 1 μ s after turn-on, dR_{on} could result in a $5\text{--}8\times$ increase in conduction losses or be negligible. Marker shapes (\square , \triangle , \circ) indicate manufacturer of the tested device.

ments, neither converter efficiency nor heat sink demands can be accurately predicted *a priori*.

Extra barriers to understanding dR_{on} abound. Some literature confuses soft-switching losses with dR_{on} losses, since both are high-frequency effects. Device physicists often use diagnostic operating modes (e.g. floating substrate, extreme gate stress) to understand the physics of dR_{on} , but these conditions are not seen in real power converters and these dR_{on} values should not be directly used. To add to the confusion, GaN manufacturers advertise that the problem is essentially “solved” and/or has no system-level effects [47], [48].

Missing from this previous literature is a simple explanation – in circuit-level terms relevant to the power electronics engineer – of the drivers and values of dR_{on} in power converters. The goal of this Letter is to provide a physics-based understanding to develop a standardized method and parameter set for future dR_{on} work. **Section II** explains the physical origins of dR_{on} . These underlying trapping processes are then related to power electronics circuit operation, resulting in eight parameters that affect dR_{on} . In **Section III**, we measure dR_{on} in a commercial HEMT to validate the effects of these parameters and show that the standard double-pulse-test method gives incorrect results. **Section IV** proposes a reporting framework for GaN HEMT manufacturers and two methodologies to translate the multi-dimensional dR_{on} space into on-state losses in power converters.

II. INFLUENCES ON dR_{on}

The cause of dR_{on} can be identified as the trapping of electrons in undesired locations in the GaN HEMT structure (see Fig. 2).




Fig. 2: Simplified GaN-on-Si HEMT cross-section showing key charge trapping sites, which reduce the 2DEG density and increase R_{on} . ① *Off-state trapping*: large off-state biases ionize the traps at the surface, in the buffer, and/or in the GaN channel. ② *Hot-electron trapping*: during hard turn-on, electrons from the 2DEG are accelerated and trapped in the dielectric, at the surface, in the GaN channel, and/or in the buffer.

The concentration of electrons in the 2-D electron gas (2DEG) must be proportionally reduced to maintain overall charge neutrality, decreasing the drain-source current [2]. Detrapping these electrons requires finite time with the switch in the on-state, during which the device exhibits higher-than-expected R_{on} , or dR_{on} .

The causes of these net negative charges can be segmented into two categories: off-state trapping and hot electron trapping [15]–[17].

- *Off-state trapping* occurs when a large electric field is applied between the drain and substrate and/or the drain and gate, both of which exist with a large V_{ds} bias (assuming source and substrate are shorted, as typically recommended or connected internally by manufacturers). While under bias, deep-level acceptors in the buffer and GaN channel layers are ionized, or filled with electrons, from leakage currents through the Si substrate. The quantity of trapped electrons increases with **blocking voltage** (V_b), which increases the number of acceptors that may be ionized, and blocking time (t_b), which increases the quantity of filled traps.
- *Hot-electron trapping* exists when a large electric field and a large current occur simultaneously in the drain region, recognizable as the voltage-current (V-I) overlap during hard-switching [12]. In this case, the high-energy electrons in the 2DEG are the source of trapped electrons, and may be trapped in the same deep-level acceptors in the buffer, GaN channel, and gate-drain region. With sufficiently high energy, these electrons may also be injected into the dielectric layer near the gate and drain. The quantity of hot-electron-trapped electrons is affected by **blocking voltage** (V_b), which affects the electron acceleration and therefore trapping efficacy, **current** (I_{sw}), which is proportional to the number of accelerated electrons, and **gate resistance** (R_g), which affects the switching speed and the time-integrated quantity of trapped electrons. Hot-electron trapping does not occur, to first order, under soft-switching conditions [12].

Increased gate threshold voltage is another potential adverse dynamic effect, and occurs if traps located near the gate insulator are filled [15], [49]. Threshold shifts from dynamic trapping are approximately 1 V in magnitude [49]–[51] and starting gate threshold voltages in commercial enhancement-mode HEMTs are no more than 2.6 V [52]; in most power applications, HEMTs are driven with 5 V – 6 V gate voltages, guaranteeing fully-enhanced operation even with a 1 V shift above the starting 2.6 V threshold. Indeed, Ref. [49] experimentally validates that a 5 V gate drive voltage is sufficient to eliminate any additional, measurable dynamic effects from a threshold shift. If lower on-state voltages are used (e.g. 3 V – 4 V), however, dynamic effects are reintroduced, and preliminary data indicates that the off-state voltage may also affect dR_{on} [22]. Therefore, while applications

driven with the standard 5 V – 6 V gate voltages can ignore the threshold shift effect, generally the **positive and negative gate drive voltages** (v_{gs}) affect dR_{on} and must be controlled.

The time constants associated with trapping and detrapping depend on the physical location of the trapped charges, their energy levels, and the device temperature. These kinetics add dR_{on} dependencies on conduction time (t_{on}), elapsed time after turn-on (t_m), and **junction temperature** (T_j). On-time, measurement time, and blocking time should be transformed into the converter parameters **switching frequency** (f_s) and **duty cycle** (d). Most studies use – and the JEDEC standard recommends – a double-pulse-test (DPT) to measure dR_{on} ; this mode of operation is unrealistic for steady-state power converters, and long t_b increases the reported dR_{on} [47]. Even more concerning: if detrapping takes longer than the device’s on-time, traps accumulate and the DPT measurement could significantly *underestimate* the actual dR_{on} [29], [37]. dR_{on} measurements, therefore, must be taken under steady-state, continuous-switching conditions.

Two additional best practices for reporting dR_{on} also facilitate understanding. Firstly, dR_{on} values are often reported at a single measurement time, but because dR_{on} changes during the on-time, dR_{on} should instead be defined as the time-averaged R_{on} during the conduction period. Secondly, R_{on} can be normalized by the DC on-resistance value *at the correct temperature*, $R_{dc}(T_j)$. When normalized with respect to the room-temperature R_{dc} , there is the potential for confusion between dR_{on} and the R_{dc} increase due to elevated T_j [47].

Finally, we arrive at the key influences on dR_{on} – and the parameters that we propose to be independently tested, controlled, and reported:

- 1) Blocking voltage (V_b)
- 2) Switching frequency (f_s)
- 3) Duty cycle (d)
- 4) Gate resistance (R_g)
- 5) Gate drive voltage (v_{gs})
- 6) Junction temperature (T_j)
- 7) Device current (I_{sw})
- 8) Switching condition (hard or soft)

III. DYNAMIC R_{on} MEASUREMENTS

To validate these understandings, we measure dR_{on} on a commercially-available GaN HEMT (device parameters hidden for anonymity, with the device voltage rating indicated as BV_{ds}). We use the method from [28], which measures accurate on-state voltage within 100 ns of the switch turn-on transition. In Ref. [28], the circuit and method are benchmarked on a Si MOSFET, which shows the expected lack of dR_{on} , and the key measurement considerations and error terms are outlined in detail. A simplified circuit of the measurement setup is shown in **Fig. 3** and representative measurement waveforms are shown in **Fig. 4** under both hard- and soft-switching. The test setup varies extracted heat using speed-modulation of air flow across a heat sink to control case temperature (T_c) to within $\pm 0.5^\circ\text{C}$ of the reported value. The difference between the junction temperature and the case temperature is given by the product of the dissipated power (P_d) and the case-to-junction thermal resistance ($R_{\theta JC}$) given in the datasheet as $T_j - T_c = R_{\theta JC} P_d$. The worst-case $T_j - T_c$ deviation for our operating conditions is $< 3^\circ\text{C}$, and we therefore safely assume that $T_j \approx T_c$ at all tested operating points. A single calibrated device is used for every measurement to avoid any part-to-part variation, with the DC calibration across temperature shown in **Fig. 5b**.

We first measure dR_{on} with the standard DPT technique under hard-switching with the on-time fixed to 50 μs , $I_{sw} = 15\text{ A}$, and




Fig. 3: (a) Simplified circuit schematic for the three test modes, with different load connections for each test method. The low-side HEMT is the device-under-test and the on-state voltage measurement circuit (OVMC) from [28] measures on-resistance. (b) Double-pulse-test circuit, with the inductor shorted to V_{dc} . (c) Steady-state hard-switching circuit, with the load connected to V_{dc} . (d) Steady-state soft-switching circuit, with the load connected to ground.




Fig. 4: Key waveforms measured on the circuit in Fig. 3 for continuous hard-switching and continuous soft-switching with $V_{dc} = 0.6BV_{ds}$, $I_{sw} = \pm 15$ A, $T_c = 50^\circ\text{C}$, and $f_s = 10$ kHz. Current ripple is neglected. dR_{on} is reported as the average R_{on} between t_1 and t_2 . (a) gate-source voltage, v_{gs} , +5 V/-2 V (identical waveforms in soft- and hard-switching). (b) switch node voltage, v_{sw} . (c) OVMC-measured drain-source voltage, v_{ds} . (d) inductor current, i_L .

$T_c = 35^\circ\text{C}$. t_b is controlled by an off-board digital signal processor that triggers the double-pulse test after the predefined time. Fig. 5a reports this DPT-measured, on-time-averaged dR_{on} , and we observe the familiar monotonic increase of dR_{on} with V_b and t_b . While the DPT technique is common, these results are invalid, as arbitrary blocking times heavily influence dR_{on} and accumulated trapping is completely ignored [29]. Accumulated trapping time constants have been observed on orders from 100 μs [34] to 1 ms [29] to seconds [17], [21], so the time needed to stabilize dR_{on} is driven by the longer of the thermal time constant of the system-under-test and the accumulated trapping time constant(s) of the device-under-test. Overall, dR_{on} measurements must be recorded under steady-state conditions, and our subsequent results are taken after tens of seconds of converter operation.

Fig. 5b uses these steady-state conditions (hard-switching), but measured dR_{on} is normalized to $R_{dc}(25^\circ\text{C})$, another common but




Fig. 5: Misleading dR_{on} measurements and normalization. (a) Double-pulse-test at 15 A average current and 50 μs on-time. (b) Steady-state hard-switched $I_{sw} = 15$ A, $f_s = 10$ kHz, $d = 50\%$ but normalized to $R_{dc}(25^\circ\text{C})$. All measurements at $R_g = 10\ \Omega$, $v_{gs} = +5\text{ V}/-2\text{ V}$. Legend indicates V_{dc} as $\%$ of BV_{ds} .

misleading practice. This reporting method overstates the dynamic degradation, as dR_{on} and the device's positive temperature coefficient are lumped together in the overall R_{on} increase. dR_{on} measurements should be normalized by $R_{dc}(T_c)$, as reported for our "best practices" dR_{on} measurements in the remainder of the paper.

Fig. 6a shows measured dR_{on} under hard-switching across V_b and T_c with $I_{sw} = 15$ A and $f_s = 10$ kHz. These measurements drive home the importance of both controlling temperature and measuring dR_{on} at realistic operating temperatures. For example, dR_{on} increases monotonically with higher V_b near 50°C , but at higher temperatures (e.g. 90°C), dR_{on} is nearly flat with voltage. This non-monotonic relationship with V_b that we observe at elevated temperatures is also reported in [12], [39], [40], [49], [53], and Ref. [12] offers a physical explanation of the counteracting trapping effects that occur with increasing V_b . A decrease in dR_{on} with T_c is reported in [12], [29], [41], [43] due to reduced hot-electron trapping [12], [54], although because both trapping and detrapping kinetics are affected, a universal rule of thumb for the influence of T_c on dR_{on} cannot be determined [53]. These trends and magnitudes directly contradict the DPT measurements, again highlighting the importance of temperature-controlled, steady-state measurements.

Fig. 6b keeps the identical test conditions but operates with soft-switching, which eliminates hot-electron trapping by removing the V-I overlap during turn-on [12], [34] and leaves dR_{on} dominated by off-state trapping. Zero-voltage-switching (ZVS), versus zero-current-switching, is the preferred soft-switching mode for unipolar power semiconductors, including HEMTs, because switching losses due to energy stored in the parasitic output capacitor are ideally eliminated. To achieve ZVS, the device must turn-on with negative current, and there are two well-known choices for implementing ZVS in our test circuit: triangular current mode (TCM, see [28]) or with a constant, negative-current (see Fig. 3d, which is similar to, for example, the soft-switching operation in a dual-active-bridge converter [55]). In TCM, the current polarity changes from negative (at turn-on) to positive during the conduction period. This large current variation, firstly, renders an "average" current value meaningless, complicating comparisons to hard-switched operating points. More importantly, the high di/dt and unavoidable parasitic inductance introduce errors in dR_{on} characterization that must be calibrated out [28]. In contrast, the




Fig. 6: dR_{on} measurements at steady-state and normalized to $R_{dc}(T_c)$. (a) Hard-switching, $I_{sw} = 15$ A, $f_s = 10$ kHz. (b) Soft-switching, $I_{sw} = -15$ A, $f_s = 10$ kHz. All measurements at $R_g = 10$ Ω , $v_{gs} = +5$ V / -2 V, and 50% duty cycle. Legend indicates V_{dc} as % of BV_{ds} .

constant negative-current (ignoring the minor current ripple) method implemented here maintains very low di/dt (less than 1 A/ μ s), and the influence of parasitic inductance (on the order of up to a few nH) on the measured dR_{on} can be safely neglected. This mode only characterizes 3rd quadrant operation of the HEMT, but this will be the operating quadrant in the vicinity of turn-on (where dR_{on} is most important) for most soft-switched converters utilizing GaN HEMTs. Three contrasts with the hard-switched measurements are highlighted. Firstly, the dependence on V_b is weak. With realistic operating frequencies for GaN HEMTs (tens of kHz and above), the blocking time is relatively short, and off-state trapping accumulation appears only marginally affected by larger V_b . Secondly, dR_{on} slightly increases with T_c instead of broadly decreasing, as increased electron scattering is no longer important. Lastly, the magnitude of dR_{on} with soft-switching is lower than under hard-switching at the same current magnitude. While there is one less trapping mechanism in soft-switching, the relative dR_{on} magnitudes between soft- and hard-switching are impacted by specific device structures [34], [56], and this relationship should not be broadly extrapolated.

By comparing dR_{on} during the on-time between hard- and soft-switching, we can gain further insights on the detrapping mechanisms and time constants (for this device, at a minimum, as trapping dynamics will likely be quite device-specific). Fig. 7 plots measured dR_{on} at $I_{sw} = \pm 15$ A, $f_s = 10$ kHz, and $T_c = 50$ $^\circ$ C for each operating mode. In hard-switching, there is significant detrapping (which manifests as steadily decreasing dR_{on}) during the 50 μ s on-time, while in soft-switching, no measurable detrapping occurs over the same conduction period.

Recalling that hard-switching has *both* off-state and hot-electron trapping while soft-switching has *only* off-state trapping, we can ascertain that the time constants of some of the hot-electron traps must be on the order of the switching frequency, while the off-state trap time constants are much longer. Indeed, off-state buffer traps are measured on the order of 1 s – 10 s in GaN-on-Si HEMTs [17], [21], supporting these measurement results. Our hard-switched measurements at 100 kHz ($t_{on} = 5$ μ s), however, do not show much detrapping during the conduction period, indicating that some of the key hot-electron traps in the tested device have time constants between 5 μ s – 50 μ s. Prior work confirms this estimate, with hot-electron traps measured with time constants on the order of 10 μ s [16]. These results further underscore the importance of measuring




Fig. 7: dR_{on} measurements, normalized to $R_{dc}(50^\circ\text{C})$, in steady-state hard- and soft-switching operation at $I_{sw} = \pm 15$ A, $f_s = 10$ kHz, $R_g = 10$ Ω , $d = 50\%$, $v_{gs} = +5$ V / -2 V, and $T_c = 50^\circ\text{C}$. (a) $V_{dc} = 0.2BV_{ds}$. (b) $V_{dc} = 0.8BV_{ds}$. In hard-switching, detrapping occurs during the on-state due to the fast hot-electron time constants. In soft-switching, which is dominated by off-state traps, no detrapping occurs due to the slow time constant of these traps. The average values over the conduction period (shown as solid lines) match the reported values in Fig. 6.




Fig. 8: dR_{on} measurements at steady-state and normalized to $R_{dc}(T_c)$. (a) Hard-switching, $V_{dc} = 0.6BV_{ds}$, $I_{sw} = 10$ A. (b) Hard-switching, $V_{dc} = 0.6BV_{ds}$, $f_s = 100$ kHz. All measurements at $R_g = 10$ Ω , $v_{gs} = +5$ V / -2 V, and 50% duty cycle. Excluded temperatures for particular sweeps were not achievable with the cooling power range of our test setup.

dR_{on} under steady-state operation to ensure that the slow off-state traps are included.

The measurements in Fig. 8a and Fig. 8b return to hard-switching, but vary frequency and current respectively to show the effects of each individual parameter. Fig. 8a highlights the expected trend of increasing dR_{on} at higher f_s , with an extra 20% increase between 50 kHz and 200 kHz. An increase of dR_{on} with frequency is expected and observed in nearly all prior measurements, but we do not expect this trend to continue monotonically to all frequencies. Higher frequency decreases the on-time, which increases dR_{on} , but also decreases the blocking time, which is expected to reduce dR_{on} . These counteracting effects point towards the existence of some (much higher) frequency where dR_{on} may actually start to decrease with higher f_s , at least under soft-switching conditions. This counter-intuitive hypothesis can be justified by considering that under ZVS conditions, dR_{on} is only caused by trapping during the blocking time, and at some very high frequency, this blocking time decreases to such a short interval (zero in the limiting case) that no trapping can

occur. This preliminary hypothesis cannot be observed in a DPT setup because the blocking time (t_b) is not adjusted accordingly with f_s , as discussed in **Section II**.

Fig. 8b shows a weak increase of dR_{on} with larger I_{sw} , following increased hot-electron trapping at higher hard-switched currents. For this particular device and operating condition, frequency is much more influential than current (cf., 10 kHz comparison in **Fig. 8b**). Varying duty cycle, d , is similar to a variation of frequency, as higher d reduces the blocking time and increases on-time. **Fig. 9**, which is explained in more depth in **Section IV**, shows this strong dependence on duty cycle at two currents, with a nearly 30% difference in dR_{on} between 25% and 75% duty cycles.

Measurements with varying R_g and varying v_{gs} are excluded for brevity. Switching speed affects dR_{on} where hot electron effects are important – higher R_g slows the switching transition, resulting in a larger V-I overlap time (expected to increase dR_{on}) but smaller peak current during hard-switching (expected to decrease dR_{on}). Ref. [26] reports a dramatic increase in dR_{on} with higher R_g , but the weights of these counterbalancing effects and overall trend of dR_{on} with R_g will likely be device-specific. Expected trends with non-standard v_{gs} values are discussed in **Section II**.

Taken together, these plots demonstrate that dR_{on} is influenced by each parameter, and therefore only one can be varied at a time to understand trends. This multi-dimensional space complicates both the reporting and translation of dR_{on} measurements to *in situ* on-state losses, and the following section proposes solutions for each of these.

IV. PRACTICAL DESIGN PROCEDURE

With the multi-dimensional parameter set that influences dR_{on} , care must be taken to translate measurements into on-state semiconductor losses in realistic power converters. In this section, we propose a reporting framework for GaN HEMT manufacturers and a method to include dR_{on} in the converter design process.

Fig. 9 shows a measurement set and a proposed mapping for GaN HEMT manufacturers to report dR_{on} in datasheets, with a four-point measurement set across duty cycle (d) and current (I_{sw}) and the other operating parameters fixed at values that are realistic for *in situ* converter operation ($V_{dc} = 0.6BV_{ds}$, $f_s = 100$ kHz, $R_g = 10 \Omega$, $T_c = 70^\circ\text{C}$). With eight parameters that influence dR_{on} , reporting measurements such as this at all relevant points would place an undue burden on manufacturers. We propose a two-dimensional linearization around the four measurement points to estimate dR_{on} in the remainder of the operating region and allow the converter designer to estimate on-state losses across duty cycle and current. This linearization around a sparse number of data points is proposed as a middle ground between accuracy and measurement requirements, and is intended only as an estimate at operating points that are not directly measured – **Section III** shows that dR_{on} has complicated, non-linear, and potentially non-monotonic dependencies on each parameter that can only be very roughly approximated as linear. A two-dimensional linear fitting for four points, further, will incur some error from an overspecified space. In our case, the worst-case relative error between measurement and fitting in the dR_{on} factor is 1.2%.

Nonetheless, GaN HEMT datasheets could include maps, like the one shown in **Fig. 9**, for a subset of these parameters that are especially valuable in widely-adopted topologies. For example, one such subset of maps (four dR_{on} measurements each) might include I_{sw} - d maps for both hard- and soft-switching at two frequencies, which would give an estimate over the chosen frequency range for half-bridge-based converters (e.g. power-factor-correction rectifiers, buck and boost converters, multi-level converters). An additional mapping of I_{sw} vs.




Fig. 9: $dR_{on}/R_{dc}(T_c)$ across I_{sw} and d with hard-switching at $V_{dc} = 0.6BV_{ds}$, $f_s = 100$ kHz, $R_g = 10 \Omega$, $v_{gs} = +5\text{V}/-2\text{V}$, $T_c = 70^\circ\text{C}$. Four measured dR_{on} values are labeled, with a two-dimensional linearization performed to interpolate and extrapolate to other values of I_{sw} and d . Solid line is the locus for the bridgeless totem-pole 2 kW PFC rectifier in **Fig. 10**. Dashed line is the locus for a constant-power 2 kW DC/DC buck converter with 400 V input voltage and varying output voltage. For both loci, the duty cycle refers to the low-side switch.




Fig. 10: (a) Circuit schematic and (b) key operating waveforms for a 2 kW, 400 V V_{dc} , 230 V $V_{g,rms}$ totem-pole bridgeless power-factor-correction (PFC) rectifier in the positive half of the line cycle. The highlighted GaN HEMT bridge leg operates at high-frequency and the other leg is a line-frequency unfolded. The large variation in switch current and duty cycle complicates the prediction of on-state losses with dR_{on} .

f_s for soft-switching would suffice to estimate losses for soft-switched converters that utilize frequency control (e.g. LLC converters). Of course, manufacturers must tradeoff the extent of the maps with the required number of measurements, but could work toward a tool for dR_{on} similar to the configurable core loss software offered by magnetics manufacturers [57] (a similarly-large parameter space that also requires large-signal measurements).

With these maps (or a similar tool) provided by HEMT manufacturers, designers could *a priori* estimate on-state losses in a wide variety of converters utilizing GaN HEMTs. We provide an example for this prediction in a 2 kW totem-pole bridgeless power-factor-correction rectifier (**Fig. 10a**), where 600/650 V GaN HEMTs are advantageous and increasingly used for the high-frequency bridge-leg at operating frequencies ranging from tens of kHz [58] to over 1 MHz [59]. As shown in **Fig. 10a**, the high-frequency GaN HEMT bridge-leg is often paired with a line-frequency “unfolder,” the analysis of which is ignored here.

During the positive half-line-cycle shown in **Fig. 10b**, the low-side

GaN HEMT (T_L) is hard-switched with a duty cycle (d_L) of:

$$d_L = 1 - \frac{V_{g,pk}}{V_{dc}} \sin w_g t, \quad (1)$$

and, ignoring the current ripple, the switch current (I_{sw}) is:

$$I_{sw} = I_{g,pk} \sin w_g t. \quad (2)$$

In the I_{sw} - d plane, these equations form the locus shown as the solid line in **Fig. 9**. With this large variation in d and I_{sw} , the converter designer could estimate on-state losses in the presence of dR_{on} in two ways. Conservatively, the designer could assume the maximum value along the locus of $1.97R_{dc}$ (T_c) for the entire half-cycle. More accurately, the energy dissipated in each conduction period can be summed along the half-line-cycle as:

$$E_{dRon} = \sum I_{sw}^2 \times dR_{on}(d_L, I_{sw}) \times d_L T_s, \quad (3)$$

where $T_s = 1/f_s$, which appropriately weights the dR_{on} impact from each conduction period. In the example here, this method results in an increase of conduction losses in the low-side switch of $1.86\times$ over the losses calculated with R_{dc} (T_c). This multiple approaches the conservative estimate in this case because *a*) the majority of conduction losses are accrued at high currents due to the square dependence on current, *b*) these high currents coincide with the highest dR_{on} multiples, and *c*) sine wave modulation is time-weighted towards these higher current values by the nature of the waveform. During this positive half-line-cycle, the high-side switch is soft-switched with duty cycle $1 - d_L$. As shown in **Section III**, dR_{on} is different between hard- and soft-switching conditions, and therefore a soft-switching I_{sw} - d dR_{on} map would be necessary to fully predict conduction losses in this example PFC converter. In soft-switched converters, dR_{on} estimation is even more critical, as conduction losses generally dominate total semiconductor losses more than in hard-switched applications. Under soft-switching conditions, the dR_{on} factor increases semiconductor losses by the same factor (ignoring soft-switching losses [5], [60]); in hard-switched converters, the increase of overall semiconductor losses due to dR_{on} depends on the application-specific ratio between conduction and switching losses.

Fig. 9 includes a similar locus (dashed line) for a constant-power 2 kW DC/DC buck converter with 400 V input voltage and varying output voltage; the converter designer could appropriately weight dR_{on} by the percentage of time at each output voltage to estimate the effective dR_{on} in the application. Similar maps could be utilized to accurately or conservatively estimate dR_{on} in a range of converter topologies with GaN HEMTs.

V. CONCLUSION

Existing dynamic on-resistance measurements on GaN HEMTs give such a wide variance of test methods and results that conduction losses currently cannot be accurately predicted in converters utilizing these power devices. In this Letter, we provide a simplified physics-based explanation for the key causes of dR_{on} , and use this background to propose frameworks for future dR_{on} characterization, reporting, and estimation.

Firstly, dR_{on} must be measured under steady-state operating conditions (e.g. with the configurations shown in **Fig. 3**) with an accurate on-state voltage measurement circuit. The standard double-pulse-test method does not give correct values for dR_{on} , as these measurements depend strongly on an arbitrary blocking time and ignore accumulated trapping effects.

The eight key circuit parameters derived in **Section II** influence dR_{on} , and our measurements show that these must be individually

controlled for accurate comparisons, trends, and magnitudes. For the commercial GaN HEMT characterized here, dR_{on} remains important, nearly doubling conduction losses for realistic frequencies, currents, and voltages.

We propose a framework for including dR_{on} in GaN HEMT datasheets, with a few key linearized maps forming the basis for conduction loss estimation in a wide range of common topologies. This framework is then used to estimate the effective dR_{on} in a totem-pole PFC rectifier, an emerging application for GaN HEMTs. Eventually, these maps could give way to a software tool similar to those used for core loss estimation, where a number of parameters can be varied on an application-specific basis.

Overall, understanding and standardizing dynamic on-resistance measurements will expedite progress in mitigating this problem and lead to faster, broader adoption of wide-bandgap devices.

ACKNOWLEDGEMENT

G. Zulauf would like to thank Dr. J. Plummer and Dr. J. Roig-Guitart for their invaluable feedback and critical insights.

REFERENCES

- [1] H. Okumura, "A roadmap for future wide bandgap semiconductor power electronics," *MRS Bulletin*, vol. 40, no. 5, pp. 439–444, 2015.
- [2] R. Vetryu *et al.*, "The impact of surface states on the DC and RF characteristics of AlGaIn/GaN HFETs," *IEEE Trans. Electron Devices*, vol. 48, no. 3, pp. 560–566, 2001.
- [3] "Dynamic on-resistance test method guidelines for GaN HEMT based power conversion devices, version 1.0," JEDEC Standard JEP173, Jan. 2019.
- [4] S. Yang *et al.*, "Dynamic on-resistance in GaN power devices: Mechanisms, characterizations and modeling," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, 2019.
- [5] M. Guacci *et al.*, "On the origin of the C_{oss} -losses in soft-switching GaN-on-Si power HEMTs," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 7, no. 2, pp. 679–694, 2018.
- [6] N. Badawi *et al.*, "Investigation of the dynamic on-state resistance of 600 V normally-off and normally-on GaN HEMTs," *IEEE Trans. Industry Applications*, vol. 52, no. 6, pp. 4955–4964, 2016.
- [7] S. Kaneko *et al.*, "Current-collapse-free operations up to 850 V by GaN-GIT utilizing hole injection from drain," in *Proc. IEEE International Symposium on Power Semiconductor Devices and ICs*, 2015, pp. 41–44.
- [8] R. Chu *et al.*, "1200-V normally off GaN-on-Si field-effect transistors with low dynamic on-resistance," *IEEE Electron Device Letters*, vol. 32, no. 5, pp. 632–634, 2011.
- [9] P. Moens *et al.*, "AlGaIn/GaN power device technology for high current (100+ A) and high voltage (1.2 kV)," in *Proc. IEEE International Symposium on Power Semiconductor Devices and ICs*, 2016, pp. 455–458.
- [10] I. Hwang *et al.*, "Impact of channel hot electrons on current collapse in AlGaIn/GaN HEMTs," *IEEE Electron Device Letters*, vol. 34, no. 12, pp. 1494–1496, 2013.
- [11] M. J. Uren *et al.*, "'Leaky Dielectric' model for the suppression of dynamic R_{ON} in carbon-doped AlGaIn/GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 64, no. 7, pp. 2826–2834, 2017.
- [12] I. Rossetto *et al.*, "Evidence of hot-electron effects during hard switching of AlGaIn/GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 64, no. 9, pp. 3734–3739, 2017.
- [13] I. Rossetto *et al.*, "Time-dependent failure of GaN-on-Si power HEMTs with p-GaN gate," *IEEE Trans. Electron Devices*, vol. 63, no. 6, pp. 2334–2339, 2016.
- [14] M. Meneghini *et al.*, "Negative bias-induced threshold voltage instability in GaN-on-Si power HEMTs," *IEEE Electron Device Letters*, vol. 37, no. 4, pp. 474–477, 2016.
- [15] G. Meneghesso *et al.*, "Reliability and parasitic issues in GaN-based power HEMTs: A review," *Semiconductor Science and Technology*, vol. 31, no. 9, 2016.
- [16] M. Meneghini *et al.*, "Trapping in GaN-based metal-insulator-semiconductor transistors: Role of high drain bias and hot electrons," *Applied Physics Letters*, vol. 104, no. 14, 2014.
- [17] M. Meneghini *et al.*, "Temperature-dependent dynamic R_{ON} in GaN-based MIS-HEMTs: Role of surface traps and buffer leakage," *IEEE Trans. Electron Devices*, vol. 62, no. 3, pp. 782–787, 2015.
- [18] H. Huang *et al.*, "Effects of gate field plates on the surface state

- related current collapse in AlGaN/GaN HEMTs," *IEEE Trans. Power Electronics*, vol. 29, no. 5, pp. 2164–2173, 2014.
- [19] J. Joh and J. A. Del Alamo, "A current-transient methodology for trap analysis for GaN high electron mobility transistors," *IEEE Trans. Electron Devices*, vol. 58, no. 1, pp. 132–140, 2011.
- [20] F. Iucolano *et al.*, "Correlation between dynamic $R_{DS(on)}$ transients and Carbon related buffer traps in AlGaN/GaN HEMTs," in *Proc. IEEE International Reliability Physics Symposium*, 2016, pp. CD–2.
- [21] P. Moens *et al.*, "On the impact of carbon-doping on the dynamic R_{on} and off-state leakage current of 650 V GaN power devices," in *Proc. IEEE International Symposium on Power Semiconductor Devices and ICs*, 2015, pp. 37–40.
- [22] Y. Shi *et al.*, "Carrier transport mechanisms underlying the bidirectional V_{th} shift in p-GaN gate HEMTs under forward gate stress," *IEEE Trans. Electron Devices*, vol. 66, no. 2, pp. 876–882, 2018.
- [23] N. Badawi and S. Dieckerhoff, "A new method for dynamic Ron extraction of GaN power HEMTs," in *Proc. VDE PCIM Europe*, 2015, pp. 1–6.
- [24] E. F. de Oliveira *et al.*, "Impact of dynamic on-resistance of high voltage GaN switches on the overall conduction losses," in *Proc. VDE PCIM Europe*, 2017, pp. 1–8.
- [25] B. Lu *et al.*, "Extraction of dynamic on-resistance in GaN transistors: under soft-and hard-switching conditions," in *Proc. IEEE Compound Semiconductor IntegraTrans. Electron Devices Circuit Symposium*, 2011, pp. 1–4.
- [26] F. Yang *et al.*, "Experimental evaluation and analysis of switching transient's effect on dynamic on-resistance in GaN HEMTs," *IEEE Trans. Power Electronics*, 2019.
- [27] F. Yang *et al.*, "Design of a fast dynamic on-resistance measurement circuit for GaN power HEMTs," in *Proc. IEEE ITEC*, 2018, pp. 359–365.
- [28] M. Guacci *et al.*, "On-state voltage measurement of fast switching power semiconductors," *CPSS Transactions on Power Electronics and Applications*, vol. 3, no. 2, pp. 163–176, 2018.
- [29] P. J. Martínez *et al.*, "A test circuit for GaN HEMTs dynamic R_{ON} characterization in power electronics applications," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, 2019.
- [30] T. Foulkes *et al.*, "Developing a standardized method for measuring and quantifying dynamic on-state resistance via a survey of low voltage GaN HEMTs," in *Proc. IEEE Applied Power Electronics Conf.*, 2018, pp. 2717–2724.
- [31] O. C. Spro *et al.*, "Modelling and quantification of power losses due to dynamic on-state resistance of GaN E-mode HEMT," in *Proc. IEEE Workshop on Control and Modeling of Power Electronics*, 2017, pp. 1–6.
- [32] D. Jin and J. A. del Alamo, "Methodology for the study of dynamic on-resistance in high-voltage GaN field-effect transistors," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3190–3196, 2013.
- [33] K. Li *et al.*, "GaN-HEMT dynamic ON-state resistance characterisation and modelling," in *Proc. IEEE Workshop on Control and Modeling of Power Electronics*, 2016, pp. 1–7.
- [34] R. Li *et al.*, "Dynamic on-state resistance test and evaluation of GaN power devices under hard-and soft-switching conditions by double and multiple pulses," *IEEE Trans. Power Electronics*, vol. 34, no. 2, pp. 1044–1053, 2018.
- [35] R. Gelagaev *et al.*, "A fast voltage clamp circuit for the accurate measurement of the dynamic on-resistance of power transistors," *IEEE Trans. Industrial Electronics*, vol. 62, no. 2, pp. 1241–1250, 2014.
- [36] B. Galapon *et al.*, "Measuring dynamic on resistance in GaN transistors at MHz frequencies," in *Proc. IEEE Workshop on Control and Modeling of Power Electronics*, 2018, pp. 1–8.
- [37] M. Elharizi *et al.*, "Investigations on the evolution of dynamic R_{on} of GaN power transistors during switching cycles," in *Proc. VDE International Conference on Integrated Power Electronics Systems*, 2018, pp. 1–6.
- [38] J. Lei *et al.*, "Precise extraction of dynamic R_{dson} under high frequency and high voltage by a double-diode-isolation method," *IEEE Journal of the Electron Devices Society*, vol. 7, pp. 690–695, 2019.
- [39] T. Cappello *et al.*, "Dynamic R_{ON} characterization technique for the evaluation of thermal and off-state voltage stress of GaN switches," *IEEE Trans. Power Electronics*, vol. 33, no. 4, pp. 3386–3398, 2017.
- [40] C. Kuring *et al.*, "Improvements on dynamic on-state resistance in normally-off GaN HEMTs," in *Proc. VDE PCIM Europe*, 2019, pp. 1–8.
- [41] A. Pozo *et al.*, "EPC eGaN FETs Reliability Testing: Phase 10," Reliability Report: Phase Ten Testing, 2019.
- [42] T. Yao and R. Ayyanar, "A multifunctional double pulse tester for cascode GaN devices," *IEEE Trans. Industrial Electronics*, vol. 64, no. 11, pp. 9023–9031, 2017.
- [43] Y. Cai *et al.*, "Impact of GaN HEMT dynamic on-state resistance on converter performance," in *Proc. IEEE Applied Power Electronics Conf.*, 2017, pp. 1689–1694.
- [44] Z. Zhang *et al.*, "GaN VHF converters with integrated air-core transformers," *IEEE Trans. Power Electronics*, vol. 34, no. 4, pp. 3504–3515, 2018.
- [45] X. Huang *et al.*, "Avoiding Si MOSFET avalanche and achieving zero-voltage switching for cascode GaN devices," *IEEE Trans. Power Electronics*, vol. 31, no. 1, pp. 593–600, 2016.
- [46] T. Heckel *et al.*, "Characterization and application of 600 V normally-off GaN transistors in hard switching DC/DC converters," in *Proc. IEEE International Symposium on Power Semiconductor Devices and ICs*, 2014, pp. 63–66.
- [47] R. Hou and J. Lu, "The effect of dynamic on-state resistance to system losses in GaN-based hard-switching applications," in *Proc. VDE PCIM Europe*, 2019, pp. 1–7.
- [48] E. A. Jones and A. Pozo, "Hard-switching dynamic $r_{ds,on}$ characterization of a GaN FET with an active GaN-based clamping circuit," in *Proc. IEEE Applied Power Electronics Conf.*, 2019, pp. 2757–2763.
- [49] H. Wang *et al.*, "Maximizing the performance of 650 V p-GaN gate HEMTs: Dynamic r_{ON} degradation and circuit design considerations," *IEEE Trans. Power Electronics*, vol. 32, no. 7, pp. 5539–5549, 2017.
- [50] S. Yang *et al.*, "Dynamic gate stress-induced V_{TH} shift and its impact on dynamic r_{ON} in GaN MIS-HEMTs," *IEEE Electron Device Letters*, vol. 37, no. 2, pp. 157–160, 2015.
- [51] P. Lager *et al.*, "Towards understanding the origin of threshold voltage instability of AlGaIn/GaN MIS-HEMTs," in *Proc. IEEE International Electron Devices Meeting*, 2012.
- [52] A. Barchowsky *et al.*, "Analytical and experimental optimization of external gate resistance for safe rapid turn on of normally off GaN HFETs," in *Proc. IEEE Applied Power Electronics Conf.*, 2017, pp. 1958–1963.
- [53] S. Han *et al.*, "Current-collapse-free and fast reverse recovery performance in vertical GaN-on-GaN Schottky barrier diode," *IEEE Trans. Power Electronics*, vol. 34, no. 6, pp. 5012–5018, 2018.
- [54] D. Jin and J. A. del Alamo, "Mechanisms responsible for dynamic on-resistance in GaN high-voltage HEMTs," in *Proc. IEEE International Symposium on Power Semiconductor Devices and ICs*, 2012, pp. 333–336.
- [55] F. Krismer, "Modeling and optimization of bidirectional dual active bridge DC-DC converter topologies," Ph.D. dissertation, ETH Zurich, 2010.
- [56] J. Joh *et al.*, "Current collapse in GaN heterojunction field effect transistors for high-voltage switching applications," in *Proc. IEEE International Reliability Physics Symposium*, 2014, pp. 6C–5.
- [57] TDK Corporation, "Magnetic Design Tool." [Online]. Available: <https://tools.tdk-electronics.tdk.com/mdt/>
- [58] S. Kampl and R. Garcia, "2500 W full-bridge totem-pole power factor correction using CoolGaN," Infineon, Tech. Rep., 2018.
- [59] Z. Liu *et al.*, "Design of GaN-based MHz totem-pole PFC rectifier," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 4, no. 3, pp. 799–807, 2016.
- [60] G. Zulauf *et al.*, " C_{oss} losses in 600 V GaN power semiconductors in soft-switched, high-and very-high-frequency power converters," *IEEE Trans. Power Electronics*, vol. 33, no. 12, pp. 10748–10763, 2018.