Voltage/Current Measurement Performance and Power Supply Rejection in All-Digital Class-D Power Amplifiers

M. Mauerer,
A. Tüysüz,
J. W. Kolar

This material is published in order to provide access to research results of the Power Electronic Systems Laboratory / D-ITET / ETH Zurich. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the copyright holder. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.
Voltage/Current Measurement Performance and Power Supply Rejection in All-Digital Class-D Power Amplifiers

M. Mauerer, A. Tüysüz and J.W. Kolar
Power Electronic Systems Laboratory, ETH Zürich, Switzerland
Email: mauerer@lem.ee.ethz.ch

Abstract—Low-noise and low-distortion voltage and current acquisition circuits, both analog and digital, are required for the control systems of precision, high-power switch-mode (Class-D) amplifiers used in nanometer-accuracy mechatronic systems. In this paper, the achievable linearity and noise of analog signal processing elements, such as sensors or active filters, is investigated and their performance in a closed-loop control system is demonstrated. Resistive voltage dividers are sufficiently linear but are subject to resistor noise. Nonetheless, a signal-to-noise ratio (SNR) of 130 dB is achievable. Shunt resistors can achieve a total harmonic distortion (THD), limited by self-heating, of $<-120 \, \text{dB}$, whereas galvanically isolated, industrial current sensors achieve an insufficient THD of $\approx$ 90 dB. High-order active op-amp filters, which are used, e.g., to amplify and condition a shunt resistor voltage, can achieve a THD of $<-120 \, \text{dB}$. Furthermore, as a subsequent signal digitization is required for the control system, it is shown how the SNR of analog-to-digital converters can be improved sufficiently for the discussed application by oversampling, and how this process affects the feedback system’s phase margin. In order to reveal the performance of a closed-loop system employing the key parts of the signal acquisition components, the results of the sensor analysis are implemented in a comprehensive computer simulation model of a digitally controlled switch-mode power amplifier. The analyzed 400 V, 500 VA converter system achieves a THD $<-117 \, \text{dB}$ and an SNR (DC-10 kHz) $>110 \, \text{dB}$ while operating at switching frequencies up to 500 kHz.

I. INTRODUCTION

Amplifiers capable of providing high-precision (i.e., low-noise and low-distortion) voltage or current signals at frequencies from DC to several kHz are used in different applications like medical imaging, robotics or mechatronic motion systems for integrated circuit manufacturing. In the latter, such amplifiers drive single- and three-phase actuators like voice coils, magnetic bearings or linear permanent magnet synchronous machines in semiconductor wafer positioning systems for integrated circuit manufacturing. In the former, such amplifiers control output current to a three- or single-phase resistive-inductive load, as they occur in mechatronic systems [1]. Apart from the illustrated buck-type topology, different switching stage topologies can be used, such as the dual buck topology, which can achieve lower harmonic distortion [2]. The switching stage is supplied by a non-ideal voltage source, which forms the amplifier input voltage $u_{il}(t)$ and includes a source of different disturbing spectral components, $u_{NH}(t)$, and an inductive-resistive series impedance $Z_l$. In order to attenuate unwanted spectral components originating from the non-ideal supply or other sources of distortion in the amplifier’s output, feedback control is commonly employed. Therefore, different system states (i.e., voltages and currents) are measured and a control law is applied. Naturally, both voltage and current measurements must provide the required performance in terms of noise, linearity and bandwidth such that the controlled signals can achieve the desired specifications, as undesired components in the sensor outputs cannot be compensated.

In Section II, it is shown how measurement circuits, such as resistive voltage dividers, shunt resistors and operational amplifier (op-amp) filter circuits can achieve sufficiently low distortion and noise for the mentioned high-precision application. Additionally, in digital control systems, where the control law is executed at regular sampling instants and computed with quantized signals, the measurements must be converted from the analog to the digital domain using analog-to-digital converters (ADCs) [4]. Such devices have a limited amplitude resolution and hence, a limited SNR [5]. However, oversampl-
pling, a digital signal processing technique, can be employed to increase the SNR of an ADC, such that it is sufficient for the discussed application. The main drawback of this technique, which is an increased signal delay time, and its implications for the feedback loop performance of the control system, are investigated. Section III focuses specifically on the linearity and noise of different types of current sensors.

Finally, in Section IV, a comprehensive computer simulation model of a digitally controlled amplifier, which also incorporates the results from the voltage and current sensor analysis, is used to demonstrate the achievable power supply rejection and output signal quality. Amplifier output voltage SNR figures in excess of 110 dB and THDs of less than −115 dB are obtained. Section V presents a summary and an outlook. Throughout this work, the definitions of THD and SNR are identical to the ones presented in [2] and [6].

II. VOLTAGE MEASUREMENT PERFORMANCE

Voltage processing circuit elements (e.g., amplifiers, filters or ADCs) are key elements to any feedback system. This section analyzes the noise and distortion of analog voltage sensing and filtering circuits as well as ADCs.

A. Analog Voltage Sensing

Voltage signals are commonly processed with resistive dividers or op-amp circuits. Resistive dividers are used to reduce a voltage to a lower level, e.g., to measure a high-voltage signal with low-voltage processing circuit. If the power dissipation of the resistors and hence their resistance variation is kept low (i.e., several mW), such dividers can achieve a high linearity (cf. sec. III). However, resistors generate electrical noise, mainly thermal noise and excess/flicker noise, which limits the achievable SNR at the divider’s output [7]. Fig. 2 exemplarily illustrates a frequency-compensated divider that allows to measure voltages up to 400 V with 3.3 V circuits, as such voltage levels occur in the investigated mechatronic amplifiers. The divider achieves an SNR of 130 dB (DC-10 kHz) at its output and its linearity is ensured by the low thermal dissipation of 10 mW per resistor [7]. The parallel capacitors are used to compensate parasitic capacitances such that the divider achieves a flat frequency response in a wide bandwidth [8].

Fig. 2: A compensated high-voltage divider with an SNR of 130 dB and a maximum power loss of 10 mW per resistor.

If analog voltages need to be amplified for further processing, as it is, e.g., required for low (mV) voltage drops of current measurement resistors, integrated op-amps are commonly used. Their noise performance can generally be determined from their datasheets, contrary to their linearity, which depends on numerous factors such as internal construction, external circuit configuration or input and output impedances [7], [9]. Therefore, the linearity of different op-amps is evaluated experimentally. Fig. 3 (a) illustrates the utilized non-inverting amplifier circuit. The gain is fixed at $G = 20 \text{V/V}$. Note that the non-inverting configuration is more susceptible to introduce distortion than the inverting configuration, as both op-amp inputs swing with the input signal, which changes the operating point of the op-amp input stage, whereas in the inverting configuration, they are fixed at $\approx 0 \text{V}$ [10].

Fig. 3: (a): Non-inverting amplifier circuit for comparing different op-amps. (b): 6th order Butterworth filter with $G = 1 \text{V/V}$, $f_{\text{max}} = 300 \text{kHz}$, $f_{\text{stop}} = 2.5 \text{MHz}$. $A_{\text{stop}} = 100 \text{dB}$. Op-amp: AD8620.

Fig. 4 shows the THD at the input and output of a selection of single-ended precision op-amps. Fully-differential amplifiers are expected to perform even better [11]. For this measurement, a low-distortion signal generator as well as high-resolution spectrum analyzer is required [9], [12]. For amplifier input voltages $V_{\text{in}} < 0.3 \text{V}$, a THD of the amplified signal below 110 dB can be achieved. Note that the output THD can be below the input THD in such a measurement, as two nonlinear systems (the signal generator and the amplifier) are connected in series, i.e., the harmonics already present in the input signal can cancel the harmonics introduced by the nonlinearities of the op-amp [9], [13].

Op-amp circuits are also used in analog filters. Fig. 3 (b) exemplarily illustrates a 6th order Butterworth low-pass filter implemented with a multi-feedback (MFB) filter topology. With regards to distortion, the MFB topology is better suited than the also widely used Sallen-Key filter topology, as the op-amps are in the inverting configuration [10]. Such a filter can be used as the analog anti-alias filter of an ADC, and hence, it should add only little distortion or noise to the signal. Fig. 5 illustrates the THD and SNR at the input and output of the filter for different amplitudes and frequencies. The filter adds $\approx 5 \text{dB}$ to the THD at its output over a wide operating range. On the other hand, the SNR is nearly identical at the input and output.
Fig. 5: THD and –SNR at the output of the MFB low-pass filter (cf. Fig. 3 (b)). THD includes the first 9 harmonics and SNR is evaluated from 100 Hz to 20 kHz. The frequency for the input voltage sweep is 1 kHz and the input RMS amplitude for the frequency sweep is 2 V. The plot lines are slightly smoothed using spline interpolation. The decrease in SNR at $\approx 3.5$ V is due to a range switch in the source.

The presented analyses demonstrate the performance with respect to linearity and noise of common analog voltage processing elements, which are also required in conjunction with digital signal processing circuits (e.g., ADC anti-aliasing filters). In the following section, the performance of ADCs is investigated.

B. Digital Voltage Sensing

Analog-to-digital converters quantize an analog voltage signal to obtain a digital signal with an amplitude resolution of $m$ bits ($2^m$ quantization levels) at a (constant) sampling rate $f_s$. Due to the limited amplitude resolution, wideband quantization noise is added to the digitized signal which limits its SNR [5], [6]. The SNR in a frequency band from DC to $f_s/2$ of an amplitude quantized sinusoidal digital signal with a resolution of $m$ bits can be approximated by [5]

$$SNR = 6.02m + 1.76 \text{ dB}.$$ \hfill (1)

However, ADC devices show SNR figures ($\text{SNR}_{\text{ADC}}$) worse than what eq. (1) suggests, due to additional noise sources and fabrication constraints of integrated circuits. Table I lists the THD and SNR of selected high-resolution ADCs as stated in their datasheets.

<table>
<thead>
<tr>
<th>Part</th>
<th>Bits</th>
<th>$f_s$ (MHz)</th>
<th>THD (dB)</th>
<th>$\text{SNR}_{\text{ADC}}$ (dB)</th>
<th>$\text{SNR}$ (eq.(1), dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADS1675</td>
<td>24</td>
<td>2</td>
<td>-103</td>
<td>97</td>
<td>146.2</td>
</tr>
<tr>
<td>ADS9110</td>
<td>18</td>
<td>2</td>
<td>-118</td>
<td>100</td>
<td>110.1</td>
</tr>
<tr>
<td>ADS7960</td>
<td>16</td>
<td>5</td>
<td>-117</td>
<td>99</td>
<td>110.1</td>
</tr>
<tr>
<td>ADS7961</td>
<td>16</td>
<td>5</td>
<td>-116</td>
<td>95.5</td>
<td>98</td>
</tr>
<tr>
<td>ADS7915</td>
<td>16</td>
<td>1</td>
<td>-118.5</td>
<td>94</td>
<td>98</td>
</tr>
</tbody>
</table>

TABLE I: Datasheet performance of selected precision ADCs. SNR is measured from DC to $f_s/2$.

Fig. 6 (a) and (b) illustrate the basic analog-to-digital conversion system, whose goal is to replicate signals in the frequency band from DC to $f_b$ (the baseband). It operates with a sampling rate $f_s = f_{NS}$, which is close to the Nyquist frequency of $2f_b$, and the resulting SNR is limited to $\text{SNR}_{\text{ADC}}$.

In order to prevent unwanted signal components due to aliasing, an analog low-pass filter (LPF) with an attenuation $A$ at $f_{NS}/2$, that exceeds the ADC’s dynamic range, is placed at the input of the ADC [5]. The sampling frequency must be slightly higher than $2f_b$ such that the anti-aliasing filter can roll off in the frequency interval from $f_b$ to $f_{NS}/2$. The quantization noise (due to the limited amplitude resolution of $m$ bits) is evenly distributed in a band from DC to $f_{NS}/2$ (cf. eq. (1)).

If the SNR of a given ADC is insufficient, oversampling, where $f_s$ is chosen higher than necessary, can be employed to increase the measured signal’s SNR [5]. Fig. 6 (c) and (d) illustrate this approach. As the sampling frequency $f_s = f_{OS}$ is now higher, the energy of the quantization noise is spread over a larger bandwidth (from DC to $f_{OS}/2$) and hence, the SNR in the baseband increases. Furthermore, the analog low-pass filter can roll off in a wider band and can thus be of a smaller order, requiring less components (e.g., op-amps), which reduces signal distortion and noise (cf. sec. II-A). However, as the subsequent processing system still operates at the lower frequency $f_{NS}$, which is, e.g., a power converter’s fixed PWM frequency, the ADC’s sampling frequency $f_{OS}$ must be reduced (downsampling). In order to achieve this, the digital signal must be low-pass filtered by a decimation filter in order to prevent spectral aliasing components in the output signal, before the sampling rate can be reduced [14]. Afterwards, the digital signal has a higher resolution of $n > m$ bits, that corresponds to an increased $\text{SNR}_{OS}$, which, for an oversampling ratio ($\text{OSR} = f_{OS}/f_{NS}$), is given by

$$\text{SNR}_{OS} = \text{SNR}_{ADC} + 10 \log_{10}(\text{OSR}) \text{ dB},$$ \hfill (2)

which holds from DC to $f_{OS}/(2\text{OSR}) = f_{NS}/2$ [5]. The disadvantage of the oversampling technique is the phase lag introduced to the measured signal by the digital decimation filter, which, if it is part of a feedback loop, is detrimental for the loop’s stability margins. This phase lag is further investigated in the following.
1) Digital Decimation Filter Delay: The digital decimation low-pass filter in an oversampled ADC system, which, ideally, provides an attenuation of \( A > SNR_{OS} \) at \( f_{OS}/(2OSR) \) in order to fully prevent aliasing, can show a considerable phase lag [14]. Digital IIR filters are preferred for this application as they can realize a given filter specification with less stages than FIR filters and consequently, they show a smaller phase lag, which, at low frequencies (i.e., in the baseband), increases nearly linear with frequency. Thus, in the following, their performance is assessed by the constant signal delay \( T_{IIR} \) corresponding to this linear phase.

![Graph showing SNR and delay of digital decimation filters for different OSR.](image)

Fig. 7: Oversampled SNR and the delay of digital decimation filters for different (integer) OSR. The colored points are for a 16 Bit, 5 MHz ADC. The dashed lines are the Pareto fronts of different ADC configurations.

In Fig. 7, different digital IIR low-pass filter implementations, operating at different OSR, are compared with respect to their delay [14]. The amplitude resolution and sampling rate \( f_{OS} \) of the oversampled system are given by a certain ADC, e.g., 16 Bit and 5 MHz. Consequently, \( SNR_{OS} \) can be evaluated according to eq. (2) for different OSR (different \( f_{OS} \)), with the assumption that \( SNR_{ADC} \) follows eq. (1). The low-pass decimation filters must provide an attenuation \( A_{stop} \) of at least \( SNR_{OS} \) at \( f_{stop} = f_{OS}/(2OSR) \). However, lower stopband attenuations also sufficiently suppress aliasing components [14]. For this analysis, \( A_{stop} \) is fixed at 80 dB. The passband frequency \( f_{pass} \) is allowed to range from 20 kHz to \( f_{stop} \). In order to restrict the filter complexity, only filter orders up to 30 are allowed. The passband ripple (where applicable) is set to 0.0001 dB. The resulting filter delay \( T_{IIR} \) is plotted for every viable filter configuration. Each plotted point in Fig. 7 corresponds to a possible filter for a 16 bit, 5 MHz ADC, operating at different OSR. The Pareto front for this ADC configuration, as well as for different sampling configurations as indicated, are plotted with dashed lines.

The analysis shows how, with a rising OSR (and hence, a rising \( SNR_{OS} \), the delay of the filter increases. The Chebyshev Type 2 filters offer the best performance while also featuring no passband ripple [14]. Note that the resulting filter complexities are considerable, with orders up to 30, and thus require digital processing systems that are capable of implementing such filters (e.g., FPGAs). In sec. IV, the filter delays as investigated here are considered in the analysis of a feedback system, which reveals the impact on the feedback loop performance.

III. CURRENT MEASUREMENT PERFORMANCE

This section analyzes the linearity and noise of different types of current sensors as they are commonly used in power electronics converters. A shunt resistor provides a simple means of measuring a current, as the voltage drop across it is, ideally, proportional to the resistor current \( i_S \). However, as the resistance \( R_S \) is nonzero and many resistive materials show a temperature dependence of \( R_S \), the shunt voltage \( u_S = R_S i_S \) is a function of the associated momentary thermal loss \( p(t) = R_S i_S(t)^2 \), as it alters the shunt’s temperature \( T_S \) [15]. Consequently, the resistor’s linearity depends mainly on the temperature coefficient \( \alpha \), i.e., \( R_S = R_{nom}(1 + \alpha (T_S - T_a)) \), with \( T_a \) being the ambient temperature, as well as the thermal impedance \( Z_S \) of the resistor, which defines its temperature in dependence of the momentary thermal power loss \( p(t) \): \( T_S = Z_S p(t) + T_a \). Using this set of equations, the shunt voltage \( u_S = R_S i_S \) is

\[
 u_S(t) = \frac{R_{nom} i_S(t)}{1 - \alpha R_{nom} Z_S i_S(t)}. \tag{3}
\]

If a sinusoidal current \( i_S(t) = i \sin(\omega t) \) is assumed, then the THD of \( u_S \) can be numerically derived from eq. (3). Using \( Z_S = 2 \times 10^{-5} \Omega \), \( \alpha = 2 \times 10^{-6} \), \( R_{nom} = 10 \Omega \) and \( i = 10 \text{ A} \), which are values achieved by commercial shunt resistors [16], the resulting THD of \( u_S \) is \(-120 \text{ dB} \). A lower value for \( R_{nom} \) further improves the THD. However, subsequent amplifiers used to process \( u_S \) then require more gain which could result in more distortion originating from these circuits. Note that \( \alpha \) and \( Z_S \) are usually not constant, as they can also vary with temperature and time. Nonetheless, this analysis shows that shunt resistors can provide a sufficiently high linearity in current ranges up to \( \approx 10 \text{ A} \), as it is required for the investigated mechatronic current amplifiers.

If a galvanically isolated current measurement is required, commonly used sensors, which provide an output voltage or current signal and frequently include integrated processing electronics, often rely on magnetic effects [17]. Unfortunately, there is typically no distortion data of such sensors available and hence, a precision current source is used in the following to investigate the THD of different types of galvanically isolated current sensors, as listed in Tab. II.

<table>
<thead>
<tr>
<th>Nr.</th>
<th>Technology</th>
<th>Output Type</th>
<th>( I_{com} ) (A)</th>
<th>( f_{BW} ) (kHz)</th>
<th>Linearity (% ( I_{com} ))</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>AMR, CL</td>
<td>Voltage</td>
<td>15</td>
<td>200</td>
<td>( \pm 0.1 )</td>
</tr>
<tr>
<td>2</td>
<td>AMR, CL</td>
<td>Current</td>
<td>15</td>
<td>400</td>
<td>( \pm 0.2 )</td>
</tr>
<tr>
<td>3</td>
<td>Hall, OL</td>
<td>Voltage</td>
<td>20</td>
<td>50</td>
<td>( \pm 1 )</td>
</tr>
<tr>
<td>4</td>
<td>Hall, OL</td>
<td>Voltage</td>
<td>15</td>
<td>200</td>
<td>( &lt; 0.1 )</td>
</tr>
<tr>
<td>5</td>
<td>Hall, CL</td>
<td>Current</td>
<td>25</td>
<td>200</td>
<td>( &lt; 0.2 )</td>
</tr>
<tr>
<td>6</td>
<td>Fluxgate, CL</td>
<td>Current</td>
<td>60</td>
<td>800</td>
<td>( \pm 0.0001 )</td>
</tr>
</tbody>
</table>

TABLE II: Galvanically isolated current sensors with different sensing principles such as the anistropic magnetoreisistive effect (AMR) or open/closed-loop (OL/CL) circuits involving Hall sensors. The fluxgate principle excites a magnetic core and utilizes its saturation in combination with a compensation principle [17]. \( f_{BW} \) is the sensor’s bandwidth. Linearity is the integral nonlinearity error, i.e., the max. deviation from the ideal transfer curve.

Fig. 8 depicts the schematic of the low-distortion current source. An industrial voltage amplifier (AE Techron 7224) is
used to drive the reference current \( i_{\text{ref}} \). A feedback system, composed of a reference shunt \( R_{\text{ref}} \) (Burster 1282, 10 mΩ) and a Type-III (lead-lag) compensator, is used to attenuate harmonics in \( i_{\text{ref}} \) originating from the non-ideal power amplifier. \( R_L \) is used to bias the power amplifier into a suitable operating point (i.e., stable and low harmonics). The low-distortion reference signal \( u_{\text{Ref}} \) is provided by the high-precision measurement system, which is also used to analyze the amplified shunt voltage \( u_{S,\text{A}} \) and the current sensor’s output voltage \( u_{\text{Sens}} \) [12].

\[
\begin{align*}
\text{THD, –SNR (dB)} \\
-110.0 \\
-100.0 \\
-90.0 \\
-80.0 \\
-70.0 \\
-60.0 \\
-50.0 \\
-40.0 \\
-30.0 \\
\end{align*}
\]

Fig. 8: Precision current source. \( U_1 \) operates as a Type-III compensator. \( U_2 \) provides the amplified feedback signal \( u_{S,\text{A}} \). All op-amps are LT1028A.

Fig. 9 illustrates the THD (first 4 harmonics) and SNR (100 Hz-20 kHz) of the different sensor output voltages \( u_{\text{Sens}} \) as a function of the measured current, at a fundamental frequency of 35 Hz. The measurement shows that the investigated current sensors can only achieve a THD of \( \approx 90 \) dB, whereas their output noise is also significantly increased. The same current source was also used to investigate shunt resistors. As expected, no increase in THD or SNR in the shunt output voltage can be observed. Consequently, if currents are to be measured with low sensor-induced distortion, as required by the discussed mechatronic application, shunt resistors deliver a superior performance over integrated, galvanically isolated sensors.

In the following, the obtained results from the voltage and current sensor analysis are incorporated in a simulation of a controlled converter system to investigate the overall achievable converter output noise and distortion.

\[
\begin{align*}
\text{THD, -SNR (dB)} \\
-110.0 \\
-100.0 \\
-90.0 \\
-80.0 \\
-70.0 \\
-60.0 \\
-50.0 \\
-40.0 \\
-30.0 \\
\end{align*}
\]

Fig. 9: THD and -SNR of different galvanically isolated current sensors as listed in Tab. II. A low-distortion current source (cf. Fig. 8) supplies the reference current (measured as \( u_{S,\text{A}} \)).

IV. POWER SUPPLY REJECTION AND CLOSED-LOOP PERFORMANCE

The supply of a power amplifier is usually not ideal, as there is often wideband noise or grid harmonics present in the supply voltage’s spectrum. Additionally, there is a series impedance \( Z_1 \), which causes a current dependency of the supply voltage \( u_1(t) \). The amplifier is required to sufficiently attenuate any supply distortion components at its output, and, in order to avoid harmonic distortion, it must compensate for a drooping supply voltage [2]. Precision amplifiers often consist of a combination of a switch-mode power converter and a linear amplifier. Such hybrid concepts benefit from the high efficiency of the switch-mode converter, whereas the output quality is improved by the linear amplifier. There are different circuit topologies of hybrid amplifiers [3], [18].

Fig. 10 (a) illustrates a hybrid amplifier structure which delivers a precision output current. The non-ideal supply of the switch-mode amplifier is modelled as an ideal voltage source \( U_{\text{DC}} \) in series with a voltage source \( u_{\text{NH}}(t) \) that supplies noise and different unwanted spectral components such as grid harmonics, and a resistive-inductive series impedance \( Z_1 \). The linear amplifier is used, together with a precision current sensor, to attenuate the ripple and other unwanted components in the output current \( i_O \). As the switch-mode stage delivers the most output current, the linear amplifier can operate at a lower power level. This facilitates the design of a low-noise power supply \( U_A \) for the linear power amplifier. If the switch-mode converter already delivers an output of sufficiently high performance, the hybrid approach depicted in Fig. 10 (b) can be employed [19]. Here, the linear amplifier simply provides a stabilized supply voltage \( U_S \) for the switch-mode power amplifier.

\[
\begin{align*}
\text{THD, –SNR (dB)} \\
-110.0 \\
-100.0 \\
-90.0 \\
-80.0 \\
-70.0 \\
-60.0 \\
-50.0 \\
-40.0 \\
-30.0 \\
\end{align*}
\]

Fig. 10: Two hybrid amplifier structures. (a): The linear power amplifier attenuates undesired current components in the output current. (b): The linear power amplifier provides a stabilized, low-noise supply voltage \( U_S \) for the precision switch-mode power amplifier.

Linear power amplifiers (together with analog control) can achieve a high loop gain over a wide bandwidth which makes them well suited to attenuate distortion components. However, their efficiency is limited and consequently, their usage is restricted to low output powers [3]. Furthermore, the combined action of the control systems of the switch-mode amplifier and the linear stage must be well tuned in order to ensure control stability over a wide operating range [20]. Consequently, this work proposes the use of only switch-mode conversion stages. Fig. 11 illustrates a possible concept, in which a switch-mode supply filter provides a stabilized and adjustable supply voltage \( U_S \) for the switch-mode amplifier,
which provides the high-precision output current \( i_O \). Using this approach, the supply voltage of the power amplifier can be varied and hence, its performance can be adapted for different operating conditions, e.g., if high output dynamics are required, \( U_S \) can be increased whereas the remaining switching components in \( i_O(t) \) can be reduced by lowering \( U_S \). However, depending on the application, the switch-mode amplifier stage alone could provide sufficient power supply rejection and dynamic performance and thus, the switch-mode supply filter converter would not be required.

Due to the advent of WBG semiconductors, especially gallium nitride (GaN) enhancement FETs [21], which enable high switching frequencies and thus high controller sampling rates, the control system of switched converters can achieve the desired performance, as shown in the following. If a (voltage/current) controller crossover frequency of \( 5 \text{ kHz} \ldots 20 \text{ kHz} \) is targeted for a mechatronic amplifier, the sampling rate of the control system, which is the converter switching frequency \( f_{PWM} \), must be \( \approx 100 \text{ kHz} \ldots 600 \text{ kHz} \) in order to achieve a high control performance [4].

In order to demonstrate the feasibility of this power supply rejection approach, a detailed circuit simulation model of a low-noise and low-distortion switch-mode amplifier has been developed. The simulation system also incorporates realistic sensing technology models as they were investigated in the foregoing sections in order to reveal achievable performance figures of the discussed amplifier.

### A. Digitally Controlled Converter Performance

A circuit simulation is used which models a realistic switching stage as well as the digital controllers and important non-idealities and noise sources [22]. Fig. 12 illustrates the simulation setup and the proposed control structure, composed of two cascaded controllers, which is expected to deliver a high performance [23]. The system is operated as a DC to AC converter, which allows the assessment of the harmonic distortion contribution originating from the switching stage of the converter, which is not possible for a DC output. Tab. III lists the configuration of the simulation model.

For the power stage, a conventional buck converter is used, although this topology is expected to generate a considerable amount of harmonics due to the dead time interval required when changing the switching state of the two transistors (\( T_1 \), \( T_2 \)) to prevent a bridge leg shoot-through [2]. Nonetheless, it is employed here in order to demonstrate the distortion attenuation capability of the control system. In order to reduce the complexity of the simulation model, only a single-phase system with one switching leg is considered, whereas a single-phase load is usually connected to two switching legs in order to increase the available voltage at the load and to reduce power supply interaction [24]. In this analysis, the second half-bridge is modeled as a constant voltage source \( U_{DC}/2 \).

The voltage and current measurement ADCs have a resolution of 16 bit and are operated using oversampling in order to increase their SNR. Noise of uniform spectral distribution is added at the ADC outputs such that it matches the noise level of the AD7961 (\( SNR_{ADC} = 95.5 \text{ dB} \)). Additionally, distortion is created at the output of the ADC with a function \( y = 1 + A_3 x^3 \), with the coefficient \( A_3 \) designed such that a THD of \( -116 \text{ dB} \) (at full scale input) results, as it is the case with the considered ADC (AD7961). As shown in sec. II and III, shunt resistors, voltage dividers and active analog filters can achieve a higher THD than the ADC and are thus considered as ideally linear. The analog low-pass anti-aliasing filters and the digital decimation filters are implemented in the digital simulation using the IIR filter topology and second-order-sections, in order to ensure their numerical stability [14]. The analog anti-aliasing filter is a Butterworth filter with a pass band frequency \( f_{p,AA} \) selected as high as possible in order to minimize its phase delay, but with the filter order being fixed to 6, such that the complexity of the analog filter (and thus, its distortion and noise) is limited (cf. sec. II-A). The stop band attenuation is \( 98 \text{ dB} \) and the stop band frequency is \( f_{s,ADC}/2 \). The digital decimation filter is a Chebyshev Type 2 filter and selected according to the optima for each OSR as derived in Fig. 7, i.e., with the pass band frequency \( f_{p,Dec} \) as high as possible in order to minimize \( T_{IRR} \), without exceeding the maximum filter order of 30. The lower stop band frequency of this filter is \( f_{s,ADC}/(2OSR) \) and the stop band attenuation is fixed to \( 80 \text{ dB} \).

The digital noise shaper structure as described in [6] is employed in order to achieve a high PWM signal SNR with the given \( f_{PWM} \), while limiting digital PWM counter frequencies to \( \approx 250 \text{ MHz} \), as this frequency is constrained by digital logic. This noise shaper is, despite using a low-resolution PWM modulator, capable of generating high-SNR modulation signals in the baseband (DC-10 kHz).

The switching transistors are modeled with a constant drain-source capacitance \( C_{DS} \), a constant channel resistance \( R_{DS,ON} \) and a body diode forward drop of 3 V, which can be expected from GaN transistors [2]. For simplicity, the gate drivers are assumed ideal, i.e., the switches turn on and off ideally fast (note that the drain-source capacitance \( C_{DS} \) nonetheless ensures...
TABLE III: Circuit simulation setup. These values are identical in all simulations. The transistors are modelled after E-mode GaN HEMT.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{DS, on}$</td>
<td>HEMT channel resistance 80 mΩ</td>
</tr>
<tr>
<td>$u_F$</td>
<td>HEMT body diode fwd. drop 3 V</td>
</tr>
<tr>
<td>$C_{DS}$</td>
<td>HEMT drain-source capacitance 100 pF</td>
</tr>
<tr>
<td>$T_D$</td>
<td>Half-bridge dead time 50 ns</td>
</tr>
<tr>
<td>$R_{LE}$</td>
<td>Series resistance of $L_E$ 50 mΩ</td>
</tr>
<tr>
<td>$C_{LE}$</td>
<td>Parasitic capacitance of $L_E$ 100 pF</td>
</tr>
<tr>
<td>$C_F$</td>
<td>Filter capacitor 27 μF</td>
</tr>
<tr>
<td>$R_{ESR}$</td>
<td>Series resistance of $C_F$ 20 mΩ</td>
</tr>
<tr>
<td>$U_{DC}$</td>
<td>DC-link voltage 400 V</td>
</tr>
<tr>
<td>$u_{NHI}(t)$</td>
<td>Noise and harmonic source See text.</td>
</tr>
<tr>
<td>$Z_l$</td>
<td>Supply series impedance 0.1 Ω + 100 nH</td>
</tr>
<tr>
<td>$V_{Ref}(t)$</td>
<td>Output voltage reference $V_{DC} + 0.8 \frac{V_{DC}}{2} \sin(2\pi f t)$</td>
</tr>
<tr>
<td>$R_L$</td>
<td>Load resistance 30 Ω</td>
</tr>
<tr>
<td>$m_{ADC}$</td>
<td>ADC resolution 16 Bits</td>
</tr>
<tr>
<td>$SNR_{ADC}$</td>
<td>ADC SNR, from AD7961 95.5 dB</td>
</tr>
<tr>
<td>$THD_{ADC}$</td>
<td>ADC THD, from AD7961 −116 dB</td>
</tr>
<tr>
<td>$V_{ADC}$</td>
<td>Voltage ADC range 0V...±400V</td>
</tr>
<tr>
<td>$I_{ADC}$</td>
<td>Current ADC range −50A...+50A</td>
</tr>
</tbody>
</table>

In order to realize high execution frequencies, the output power is set to $\approx 500$ W, which is expected to allow switching frequencies up to several hundred kHz without excessive transistor switching losses [21].

The output filter capacitance $C_F$ is chosen such that the power factor at the half-bridge output is $\lambda > 0.98$, whereas the output filter inductance value $L_F$ is designed such that the maximum current ripple (peak-peak) in the inductor is $10\%$ of the RMS output current of 4.2 A (cf. Tab. III). Electromagnetic interference is not considered in this simulation. A second filter stage would be required to further provide high-frequency attenuation.

Two cascaded controllers are utilized (cf. Fig. 12). For the current controller, a lead compensator is used (cf. eq. (4)), whereas the output voltage $u_O$ is controlled by a Type-III (lead-lag) compensator (cf. eq. (5)).

Both controllers are tuned to provide a phase margin of at least 50° and a gain margin of more than 7 dB. They are implemented as time-discrete controllers and executed with $f_{PWM}$. The reference output voltage and the measured output voltage are used as feedforward terms to improve the controller’s dynamic behavior [25].

$$G_{Lead} = A_{DC} \frac{1 + \frac{s}{\omega_1}}{1 + \frac{s}{\omega_1}}(1 + \frac{s}{\omega_2})$$ \hspace{1cm} (4)

$$G_{THI} = A_{DC} \frac{1 + \frac{s}{\omega_1}}{1 + \frac{s}{\omega_1}}(1 + \frac{s}{\omega_2})$$ \hspace{1cm} (5)

The supply consists of a series-connection of an ideal voltage source $U_{DC} = 400$ V and a source $u_{NHI}(t)$ which provides wideband noise and other spectral components. The spectrum of $u_{NHI}(t)$ is modeled to represent the spectra of different switch-mode laboratory supplies with output powers of 1 kW to 10 kW. Its spectrum is illustrated in Fig. 13.

**Fig. 13:** Voltage spectra of the supply ($U_{DC} + u_{NHI}(t)$), including wideband noise and different spectral spur, and the amplifier output. Switching frequency $f_{PWM}$ = 500 kHz and ADC sampling rate $f_{s,ADC} = 5$ MHz. SNR = 110.2 dB, THD = −117.6 dB.

The results show that oversampling improves the amplifier output noise, as the SNR of the sensors is improved. Furthermore, an increased switching frequency enables a higher voltage controller open-loop crossover frequency $f_{c,u}$ (frequency where the open-loop gain becomes 0 dB), which allows a better attenuation of disturbing harmonics and noise by the feedback system. Despite using an inferior converter topology (conventional buck converter instead of a dual buck converter), the remaining noise and distortion at the amplifier output is compellingly attenuated by the digital feedback system.

In this analysis, the spectrum of the output voltage at a resistive load is investigated. If this output voltage were applied to a resistive-inductive load, as they are common for mechatronic actuators, noise and distortion in the output current would be even lower, due to the increasing load impedance with frequency.

Although the simulations are performed with an output power of $<500$ VA, the addition of a second switching leg, as it is usually done for single-phase loads, will double the achievable load voltage. Furthermore, by interleaving several switching legs and operating them with a phase-shifted modulation carrier, the output power, as well as the effective output ripple frequency, can be further increased [25].

**V. CONCLUSION & OUTLOOK**

This paper reveals the noise and distortion performance of voltage and current acquisition elements, both analog and digital, as they are important for the feedback control systems of low-noise and low-distortion power amplifiers used in mechatronic applications.

It is shown how resistive high-voltage (400 V) dividers, as well as analog amplifiers and active filters employing operational amplifiers, can achieve very low noise and distortion...
A high-precision current source is used to investigate the performance of different types of galvanically isolated, industrial current sensors, both in terms of noise and distortion. The best achieved THD is $-90\, \text{dB}$, which is insufficient for the discussed application. Therefore, shunt resistors, which can provide a very low-distortion (THD < $-120\, \text{dB}$) and low-noise current measurement, are preferred.

Furthermore, by employing oversampling, the SNR of ADCs can be sufficiently increased and enables digital control in ultra low-noise applications.

Finally, these results are incorporated in an extensive computer simulation model which employs all main nonlinearities and noise sources, in order to demonstrate the feasibility and performance of a digitally controlled, switch-mode power amplifier operating with a non-ideal supply. The presented system achieves a high power supply rejection ratio ($> 40\, \text{dB}$), and, despite using an inferior switching stage topology (conventional buck converter), the resulting output voltage THD is below $-117\, \text{dB}$ at output powers of 500 W. Voltage SNR figures in excess of $110\, \text{dB}$ are also achieved. The use of an interleaved topology can increase the output power as well as the effective switching frequency, leading to a more dynamic system behavior.

In summary, based on the proposed digitally controlled switch-mode amplifier, it is shown how low distortion, low noise and a high power supply rejection can be achieved. This obviates more complex hybrid amplifier topologies, leading to more efficient and cost-effective solutions. A hardware demonstrator will be used for verification in subsequent research work.

**TABLE IV:** Simulation results. SNR and SINAD are measured from DC to 10kHz and the THD considers the first 5 harmonics.

<table>
<thead>
<tr>
<th>$f_{\text{PWM}}$ (kHz)</th>
<th>$f_{\text{ADC}}$ (MHz)</th>
<th>OSR (%)</th>
<th>$n_{\text{PWM}}$ (Bit)</th>
<th>$L_{\text{F}}$ (µH)</th>
<th>$f_{\text{PA,AA}}$ (kHz)</th>
<th>$f_{\text{DAC}}$ (kHz)</th>
<th>$T_{\text{HR}}$ (µs)</th>
<th>$T_{\text{H}}$ (kHz)</th>
<th>THD (dB)</th>
<th>SNR (dB)</th>
<th>SINAD (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>1</td>
<td>10</td>
<td>10</td>
<td>2400</td>
<td>80</td>
<td>49</td>
<td>18.8</td>
<td>2.2</td>
<td>-108.2</td>
<td>104.3</td>
<td>102.8</td>
</tr>
<tr>
<td>100</td>
<td>2</td>
<td>20</td>
<td>10</td>
<td>2400</td>
<td>160</td>
<td>46.5</td>
<td>20</td>
<td>2.4</td>
<td>-116.3</td>
<td>106.5</td>
<td>106.1</td>
</tr>
<tr>
<td>100</td>
<td>5</td>
<td>50</td>
<td>10</td>
<td>2400</td>
<td>380</td>
<td>45</td>
<td>20.8</td>
<td>2.7</td>
<td>-115.1</td>
<td>108.3</td>
<td>107.5</td>
</tr>
<tr>
<td>250</td>
<td>1</td>
<td>4</td>
<td>9</td>
<td>1000</td>
<td>80</td>
<td>122</td>
<td>7.1</td>
<td>4.3</td>
<td>-116.1</td>
<td>101.8</td>
<td>101.6</td>
</tr>
<tr>
<td>250</td>
<td>5</td>
<td>20</td>
<td>9</td>
<td>1000</td>
<td>380</td>
<td>112</td>
<td>8.0</td>
<td>6.0</td>
<td>-118.0</td>
<td>108.7</td>
<td>108.2</td>
</tr>
<tr>
<td>500</td>
<td>1</td>
<td>2</td>
<td>8</td>
<td>470</td>
<td>80</td>
<td>253</td>
<td>2.9</td>
<td>5.7</td>
<td>-113.8</td>
<td>100.9</td>
<td>100.7</td>
</tr>
<tr>
<td>500</td>
<td>5</td>
<td>10</td>
<td>8</td>
<td>470</td>
<td>80</td>
<td>205</td>
<td>4.0</td>
<td>9.0</td>
<td>-117.6</td>
<td>110.2</td>
<td>109.5</td>
</tr>
<tr>
<td>750</td>
<td>1</td>
<td>1</td>
<td>7</td>
<td>330</td>
<td>80</td>
<td>370</td>
<td>2.4</td>
<td>14.2</td>
<td>-117.1</td>
<td>112.6</td>
<td>111.3</td>
</tr>
</tbody>
</table>

**REFERENCES**


673