Winding Capacitance Cancellation for Three-Phase EMC Input Filters

Marcelo Lobo Heldwein, Member, IEEE, and Johann W. Kolar, Senior Member, IEEE

Abstract—Techniques have been presented in the literature for cancelling stray capacitances for inductors in single-phase power filters. With the same aim, the alternatives provided by three-phase systems are explored here. A thorough theoretical analysis is presented, where pros and cons of parasitic capacitance cancellation networks are highlighted and improvements are proposed. A systematic mathematical procedure to evaluate impedances for different noise modes in three-phase circuits is presented. The influence of parasitic effects is accessed and asymmetric capacitance cancellation is proposed, facilitating applications in switched power circuits. Experimental results are shown demonstrating the effectiveness of the presented techniques in an electromagnetic compatibility filtering application.

Index Terms—Parasitic capacitance cancellation, three-phase power line filters, three-phase networks.

I. INTRODUCTION

Driven by cost reduction demands, the Power Electronics industry has a major focus in the miniaturization of power converters. This means that the same functionality must be guaranteed for electronic systems built within ever smaller spaces, thus requiring electronic components with very much different characteristics to cohabit in tightly confined areas [1]. The situation gets more complex because switching frequencies are steadily increasing, thus higher frequency components are prone to be observed in the electromagnetic field spectra generated in the power converters. The results achieved in the last decades have pushed the limits of available circuit topologies, materials, components, modulation schemes and control strategies [2], [3]. These results have also compelled design engineers to achieve a better understanding around the measures to be taken in order to assure the electromagnetic compatibility (EMC) of such a system within its electrical environment and inside the system itself (self-compatibility) [4]. As power electronics converters are known to generate high conductive emission (CE) levels, efforts in research are being performed to reduce these emissions at their source, but also through line filters, the interfaces between power grid and converters [4]–[6]. For high performance power converter systems, these power filters are mostly low-pass circuits designed based on inductors and capacitors along with resistors providing passive damping [6], [7]. Although passive cancellation circuits [8] and active filters circuits [9]–[12] have been lately also researched and some practical applications have been reported [12], most of the power filters are still based on passive elements [5], [6], [13], where inductors play a major role in increasing series impedance for both, differential (DM) and common mode (CM) emissions.

Inductors are heavy/bulky components, but are especially useful in reducing CM currents once the utilization of capacitors between lines and protective earth (PE) is limited due to earth leakage current limitations given in electric equipment safety standards (e.g., EN 60950 series). Inductors to be used in filters have been studied and theoretical models have been proposed [14]–[17]. All of these equivalent circuit models have in common the connection of a parasitic capacitor in parallel with the inductor, thus resulting in capacitive impedance beyond the so-called self-resonance frequency (see Fig. 1). The observed capacitance is a consequence of the physical arrangement of the wires/turns (conductors), core body (showing low conductance) and isolation coating/layers (dielectric). This capacitive behavior is a highly undesirable effect [18] since it might greatly reduce the attenuation provided by a filter at high frequencies. This effect gets worst if multiple winding layers are used in the construction of the inductor [5], [15], [18] and as a result inductor designs shall be limited to one or at most two layers, thus reducing available window area occupation and increasing the required total core material volume. If a planar design is used the capacitive effect is even more pronounced due to the wider conductive area in contrast with thinner dielectric distances between layers [19].

To overcome the challenges imposed by parasitic elements [18] specifically in the construction of inductors, thorough research is being done to improve magnetic materials [2] and, lately, in methods to reduce parasitic elements through the use of different circuit topologies in the filtering networks [19]–[24]. A term called capacitance cancellation has been created to address these techniques, which have the practical outcome of eliminating the parasitic capacitance effects observed from a perspective of CM, DM, or both in a filter inside a feasible frequency range.
This work aims on analyzing the possibility of applying capacitance cancellation networks to three-phase power line filters, since previous literature on this subject is limited to single phase topologies, but the utility and costs of three-phase power converters are prone to justify the utilization of extra components in the filters. Due to the lack of existing tools for the analysis of three-phase networks, a procedure is presented (see Section II), which uses the parameters of the networks’ admittance matrices (\( \mathbf{Y} \)) and evaluates relevant impedances for CM and DM. The derived equations are also employed in the search for suitable capacitance cancellation networks, where some of the presented results can be extended to single-phase networks. Cancellation networks are proposed (see Section III) for three-phase inductive networks, where the impact for CM and DM, of the introduced components, is evaluated and the flexibility provided by three-phase networks is exploited. A basic study proposing the possibility of asymmetrical capacitance cancellation is presented in Section IV. Extra measures are taken to improve the performance of such networks of higher frequencies of the spectrum. These are based on the study of the influence of other parasitic effects, such as non-ideal coupling factors and winding resistances, which is done theoretically (see Section V) and experimentally as shown in the experimental results presented in Section VI.

II. THE USE OF ADMITTANCE MATRICES TO ANALYZE THREE-PHASE NETWORKS FOR EMC

A three-phase network consisting of linear and time invariant elements, as displayed in Fig. 2(a), is completely defined by one of its characteristic impedances (\( \mathbf{Y}, \mathbf{Z}, \mathbf{T}, \mathbf{h}, \mathbf{s} \), etc.) [25]. The admittance matrix \( \mathbf{Y} \), as defined in

\[
\begin{bmatrix}
i_0 & i_2 & i_3 & i_4 & i_5 & i_6
\end{bmatrix} = \begin{bmatrix}
Y_{1,1} & Y_{1,2} & Y_{1,3} & Y_{1,4} & Y_{1,5} & Y_{1,6} \\
Y_{2,1} & Y_{2,2} & Y_{2,3} & Y_{2,4} & Y_{2,5} & Y_{2,6} \\
Y_{3,1} & Y_{3,2} & Y_{3,3} & Y_{3,4} & Y_{3,5} & Y_{3,6} \\
Y_{4,1} & Y_{4,2} & Y_{4,3} & Y_{4,4} & Y_{4,5} & Y_{4,6} \\
Y_{5,1} & Y_{5,2} & Y_{5,3} & Y_{5,4} & Y_{5,5} & Y_{5,6} \\
Y_{6,1} & Y_{6,2} & Y_{6,3} & Y_{6,4} & Y_{6,5} & Y_{6,6}
\end{bmatrix} \cdot \mathbf{U}
\]

is especially useful if networks are to be connected in parallel, because the resulting matrix (\( \mathbf{Y}_{\text{res}} \)) of the parallel connection of two networks defined by \( \mathbf{Y}_1 \) and \( \mathbf{Y}_2 \) is the direct sum of them, \( \mathbf{Y}_{\text{res}} = \mathbf{Y}_1 + \mathbf{Y}_2 \). Some of the capacitance cancellation networks can be placed directly in parallel with the network of inductors and for this reason the admittance matrix is thought of being well suited for the present analysis, even though any other form could be used.

The objective of this analysis is to search for equations to evaluate impedances, which are relevant for the EMC assessment in three-phase circuit networks. That is here achieved by deriving equivalent impedances from two perspectives, CM and DM, which are based on the admittance matrix of the three-phase network of interest.

A. Derivation of an Ideal CM Impedance

The circuit configuration presented in Fig. 2(b) is used to define the total CM impedance \( Z_{\text{CM}} \) presented by the network for an ideal case, where the impedances outside the network are balanced with respect to the reference ground. From the inspection of the circuit

\[
\begin{bmatrix}
i_{01} \\
i_{02} \\
i_{03} \\
i_{11} \\
i_{12} \\
i_{13}
\end{bmatrix} = \begin{bmatrix}
Y_{11} & Y_{12} \\
Y_{21} & Y_{22}
\end{bmatrix} \cdot \begin{bmatrix}
u_{\text{CM}} \\
0
\end{bmatrix} \quad \Rightarrow \quad \begin{bmatrix}
i_{01} \\
i_{02} \\
i_{03}
\end{bmatrix} = \begin{bmatrix}
Y_{11} & u_{\text{CM}} \\
Y_{21} & u_{\text{CM}}
\end{bmatrix} \cdot \begin{bmatrix}
u_{\text{CM}} \\
0
\end{bmatrix} 
\]

(2)

where \( Y_{11}, Y_{12}, Y_{21}, \) and \( Y_{22} \) are the \( 3 \times 3 \) square sub-matrices of \( \mathbf{Y} \). From (2) the individual currents are defined by

\[
i_{0i} = u_{\text{CM}} \cdot \sum_{m=1}^{3} Y_{m,i} \cdot i_{m},
\]

(3)

If the network is symmetric, considering the polarities presented in Fig. 2(b), then \( Y_{12} = -Y_{21} \) and \( Y_{11} = -Y_{22} \) and the equivalent CM impedance \( Z_{\text{CM}} \) presented by the network can be evaluated through the sum of all elements of the sub-
matrix $Y_{11}$

\[
Z_{CM} = \frac{u_{CM}}{i_{CM}} = \sum_{i=1}^{3} \frac{u_{CM}}{i_{0i}} = \frac{u_{CM}}{\sum_{i=1}^{3} \left( u_{CM} \cdot \sum_{m=1}^{3} Y_{m,i} \right)} = \frac{1}{\sum_{i=1}^{3} \left( \sum_{m=1}^{3} Y_{m,i} \right)}.
\] (4)

### B. Derivation of the Ideal Series DM Impedances

Again, for the derivation of ideal DM impedances for the three-phase network, the impedances outside the network are considered balanced. The circuit for this derivation is shown in Fig. 2(c), from where it is seen that three DM voltage sources are considered balanced. The circuit for this derivation is shown in Fig. 2(c), from where it is seen that three DM voltage sources are balanced. The circuit for this derivation is shown in

\[
\begin{bmatrix}
  i_{01} \\
  i_{02} \\
  i_{03} \\
  i_{11} \\
  i_{12} \\
  i_{13}
\end{bmatrix} = \begin{bmatrix}
  Y_{11} & Y_{12} \\
  Y_{21} & Y_{22}
\end{bmatrix} \cdot \begin{bmatrix}
  u_{DM,1} \\
  u_{DM,2} \\
  u_{DM,3}
\end{bmatrix} \Rightarrow \begin{bmatrix}
  i_{01} \\
  i_{02} \\
  i_{03}
\end{bmatrix} = \begin{bmatrix}
  u_{DM,1} \\
  u_{DM,2} \\
  u_{DM,3}
\end{bmatrix}.
\] (5)

From the definition of differential mode voltages, their sum must equal zero

\[
\sum_{i=1}^{3} u_{DM,i} = 0.
\] (6)

There can be infinity possibilities for this sum to hold true. A general case is here assumed, where

\[
\begin{align*}
  u_{DM,1} &= U_1 \cdot e^{j\alpha} \\
  u_{DM,2} &= U_2 \cdot e^{j\beta} \\
  u_{DM,3} &= -(U_1 \cdot e^{j\alpha} + U_2 \cdot e^{j\beta})
\end{align*}
\] (7)

Three DM impedances $Z_{DM,i}$ are defined

\[
Z_{DM,i} = \frac{u_{DM,i}}{i_{0i}}, \quad \text{where } i = 1 \ldots 3.
\] (8)

The general solution for the three DM impedances is

\[
Z_{DM,i} = \frac{u_{DM,i}}{\sum_{m=1}^{3} \left( Y_{i,m} \cdot u_{DM,m} \right)}.
\] (9)

If the network under consideration is symmetric, it follows that $Y_{1,5} = Y_{1,6} = Y_{2,4} = Y_{2,6} = Y_{3,4} = Y_{3,5}$ and $Y_{1,4} = Y_{2,5} = Y_{3,6}$. Therefore, the DM impedances are

\[
Z_{DM,1} = Z_{DM,2} = Z_{DM,3} = \frac{1}{Y_{1,4} - Y_{1,5}} = Z_{DM}.
\] (10)

### III. Capacitance Cancellation for Three-Phase Inductive Networks

The results and analyses presented on this section are based on some simplifications in the models for the inductors, namely: 1) a first order approximation, i.e., a lumped inductor in parallel with a lumped capacitor, is adopted for the equivalent circuits, which is valid in most situations up to 30 MHz; 2) the parallel resistance is omitted since it plays negligible role in the capacitance cancellation; 3) the influence of the series resistances is here neglected; 4) some capacitance cancellation networks rely on the magnetic coupling between two portions of an inductor’s windings, where a perfect coupling factor $k = 1$ is assumed; 5) the lead inductances are disregarded because they can be seen in series with the remaining networks, thus their connection can be performed in a second step, and 6) the networks have balanced impedances. The influence of the series resistance and the reduction of the coupling factors are studied in Section V. The adopted simplifications are important in reducing the complexity of the equations and providing useful insight into the involved phenomena.

Simple capacitance cancellation techniques for single-phase systems are proposed in [19]–[23], from where a summary is presented in Fig. 3. It is seen that the equivalent networks are able to cancel the effects of the parallel connected capacitors in both cases. Techniques suitable for three-phase networks are presented in the following.

#### A. Capacitance Cancellation for Three-Phase CM Inductors

A three-phase CM inductor can be modeled as the six-port network shown in Fig. 4(a) and for a CM analysis the three inputs can be shortened as well as the output ports, thus the six-port device is simplified to a two-port one [see Fig. 4(b)]. The final aim for the capacitance cancellation is that the parallel capacitors $C_{TP}$ disappear and an equivalent network as in Fig. 5 results.

The admittance matrix $Y_{des}$ of the circuit of Fig. 5 is

\[
Y_{des} = \begin{bmatrix}
  \frac{3sL_{C}C_{TP}}{2} + \frac{sL_{CM}}{2} & -\frac{sL_{CM}}{2} \\
  -\frac{sL_{CM}}{2} & \frac{3sL_{C}C_{TP}}{2} + \frac{sL_{CM}}{2}
\end{bmatrix}.
\] (11)

In order to simplify the following analysis, an asymmetrical capacitance cancellation network is employed as derived later in this section, taking the coupling among different windings in
and an ideal CM impedance as

$$Z_{CM,\text{test}} = \frac{U_{CM}}{I_{CM}}$$

(13)

leads to the following solution for the circuit of Fig. 6 is (14), shown at the bottom of the page.

The theoretical considerations were based on ideal coupling among two halves of each inductor, thus

$$k_2 = 1$$

(15)

and (14) is simplified to

$$Z_{CM,\text{test}} = \frac{1-k_1}{sL_{CM}}$$

(16)

Equation (16) shows that the resulting impedance depends on the coupling among different windings ($k_1$), but does not include any capacitive effect from the parallel capacitances. Therefore, capacitance cancellation is achieved for all possible values of $k_1$.

As seen with (14), the consideration of magnetic coupling among different windings in a three-phase CM inductor leads to large expressions. Furthermore, in an ideal case, this coupling does not influence the results achieved with the capacitance cancellation networks. For these reasons, the remaining analysis considers no magnetic coupling among the different windings. This assumption does not strongly influence the results, since the inter-winding magnetic coupling is reduced for high frequencies due to lowering permeability of any employed core material. This consideration is on the safe side since the higher the coupling amongst the different windings the better for the capacitance cancellation. An ideal magnetic coupling $k_{CM} = 1$ between the halves of the windings is considered in order to simplify the equations, but the influence of a non-ideal coupling is studied in Section V. In order to differentiate the circuits where all inductors are considered coupled, dots are used, whereas, if the coupling is just within specific inductors, their coupling is marked with a line.

For a symmetric cancellation network, $Y_{\text{req},1} = Y_{\text{req},2} = Y_{\text{req},3} = Y_{\text{req}}$ and the admittance matrix $Y_{\text{ganc}}$ for the circuit of Fig. 4(b) is defined by

$$Y_{\text{ganc}} = \begin{bmatrix} Y_{\alpha} & -Y_{\beta} \\ -Y_{\beta} & Y_{\alpha} \end{bmatrix}$$

(17)

where

$$Y_{\alpha} = \frac{9\delta^2C_{cp}L_{CM}^2Y_{\text{req}} + 12\delta^2C_{cp}L_{CM} + 6\delta L_{CM}Y_{\text{req}} + 4}{sL(4 + 3\delta L_{CM}Y_{\text{req}})}$$

(18)

and

$$Y_{\beta} = \frac{9\delta^2C_{cp}L_{CM}^2Y_{\text{req}} + 12\delta^2C_{cp}L_{CM} + 4}{sL(4 + 3\delta L_{CM}Y_{\text{req}})}$$

(19)

$$Z_{CM,\text{test}} = \frac{L_{CM}^2C_{cp}s^4 \left[ k_1(9k_2^2 - 18k_2 + 9) + 9(1 - k_2^2) \right] + 6L_{CM}C_{cp}s^2 (k_2 - 1)k_1 + 2 - 2k_2] - 4k_1 + 8}{L_{CM}s \left[ 3k_1k_2^2 - 2k_1k_2 + k_1 - k_2^2 + 1 \right] + 2k_1(1 - k_2) + 2(k_2 + 1)}$$

(14)
The capacitance cancellation is achieved when $Y_{\text{canc}} = Y_{\text{des}}$, from where:

$$
\begin{align*}
Y_{\text{des},1} &= Y_{\text{canc},1} = Y_{\alpha} \\
Y_{\text{des},2} &= Y_{\text{canc},2} = -Y_{\beta}.
\end{align*}
$$

Solving (20) for $K_e$ and $Y_{\text{req}}$ leads to

$$
\begin{align*}
K_e &= 4 \\
Y_{\text{req}} &= \frac{1}{3\delta L_{\text{CM}}}.
\end{align*}
$$

This shows that the cancellation network can be achieved with the series connection of a negative inductance with a value of $3/4 L_{\text{CM}}$ and a capacitor of $4 C_{\text{cp}}$. The final circuit is illustrated in Fig. 7, where $C_{\text{canc}} = 4 C_{\text{cp}}$ and $k_{\text{CM}} = 1$. This is a very useful result, since it shows that the inclusion of only three capacitors (of usually small value) is able to cancel the negative effect of the parallel capacitances.

For the case that one of the admittances $Y_{\text{req},i}$ is set to zero, for instance only $Y_{\text{req},3} = 0$, then two capacitors of $6 C_{\text{cp}}$ suffice for canceling $C_{\text{cp}}$, as shown in

$$
\begin{align*}
K_e &= 4 \\
Y_{\text{req}} &= \frac{1}{6\delta C_{\text{cp}}}.
\end{align*}
$$

If two admittances are set to zero, for instance only $Y_{\text{req},1} \neq 0$, then a single capacitor of $12 C_{\text{cp}}$ suffices

$$
\begin{align*}
K_e &= 4 \\
Y_{\text{req}} &= \frac{1}{12\delta C_{\text{cp}}}.
\end{align*}
$$

Equations (22) and (23) show that for the CM capacitance cancellation of an ideal three-winding CM inductor it is not required that the network cancellation is done symmetrically, thus a single capacitor connected to the center of one winding [see Fig. 8(a)] might be enough. This effect can also be explained by inspecting Fig. 8(b), where, for CM currents, the voltage is the same in all three windings, and if a perfect coupling is assumed, the voltage at the center point of any winding should be the exactly the same, therefore the connection of capacitors between any of these points and the electric ground (PE) shall provide the same effect as long as the coupling factors are high and the external impedances (connected in series with the inductors) are approximately symmetrical and balanced. This might prove useful for manufacturing reasons, since only one center point must be accessed, but attention must be paid if mixed mode noise [26], [27] is pronounced in the circuit and if the coupling among the windings is low.

### B. Capacitance Cancellation for Three-Phase DM Inductors

A network composed of three DM inductors is an important building block for three-phase power filters and, unless some special winding technique is used, three non-coupled inductors are applied. The simplified model for the six-port network is shown in Fig. 9. Two ways of achieving capacitance cancellation for this network are presented in the following.

**First Approach—No Magnetic Coupling Required:** As the capacitors and inductors are connected in parallel in the model of Fig. 9, the inductances can be removed (the final network is the sum of the admittances of both circuits) and the remaining
network is built with the connection of capacitors $C_{dp}$ as displayed in Fig. 10(a). The admittance matrix of this network $Y_{cm}$ is

\[
Y_{cm} = \begin{bmatrix}
    sC_{dp} & 0 & 0 & -sC_{dp} & 0 & 0 \\
    0 & sC_{dp} & 0 & 0 & -sC_{dp} & 0 \\
    0 & 0 & sC_{dp} & 0 & 0 & -sC_{dp} \\
    0 & 0 & 0 & sC_{dp} & 0 & -sC_{dp} \\
    0 & 0 & 0 & 0 & sC_{dp} & -sC_{dp} \\
    0 & 0 & 0 & 0 & 0 & sC_{dp}
\end{bmatrix}.
\]  

(24)

If the network of Fig. 10(b) is used for capacitance cancellation, it is left to know the value of capacitors $C_{dc}$. The admittance matrix $Y_X$ of this network is

\[
Y_X = \begin{bmatrix}
    2sC_{dc} & 0 & 0 & 0 & -sC_{dc} & -sC_{dc} \\
    0 & 2sC_{dc} & 0 & 0 & -sC_{dc} & -sC_{dc} \\
    0 & 0 & 2sC_{dc} & 0 & -sC_{dc} & -sC_{dc} \\
    0 & 0 & sC_{dc} & 2sC_{dc} & 0 & 0 \\
    sC_{dc} & sC_{dc} & 0 & 0 & -2sC_{dc} & 0 \\
    sC_{dc} & sC_{dc} & 0 & 0 & 0 & -2sC_{dc}
\end{bmatrix}.
\]  

(25)

And the final admittance matrix $Y_{DM,final}$ is the sum of both $Y_{DM,final} = Y_{com} + Y_X$. As the networks are symmetric, the DM impedances $Z_{DM,i}$ can be evaluated from (10) and it follows:

\[
Z_{DM,i} = \frac{1}{Y_{1,4} - Y_{1,6}} = \frac{1}{s(-C_{dp} + C_{dc})} \quad \text{where } i = 1 \ldots 3. \quad (26)
\]

The aim of the capacitance cancellation in this case is to achieve infinite DM impedance. This is fulfilled, by inspecting (26), if

\[
C_{dp} = C_{dc} \Rightarrow Z_{DM,final,i} \rightarrow \infty. \quad (27)
\]

An important parameter for the evaluation of the final network is the impedance observed from CM, since the DM inductors have an impact on CM currents as well. The serial CM impedance can be calculated with (4) leading to

\[
Z_{CM,final} = \frac{1}{\sum_{j=1}^{3} Y_{kj}} = \frac{1}{3(2sC_{dc} + sC_{dp})} = \frac{1}{9sC_{dp}}. \quad (28)
\]

From (27) and (28) it is seen that, with the inclusion of the six capacitors $C_{dc}$, the parallel capacitance $C_{dp}$ is cancelled for DM currents, whereas for CM the final capacitance is increased three times in value. This is clear from the inspection of Fig. 11, where the CM analysis can be done by connecting input and output ports respectively together and the equivalent capacitance is the sum of all capacitors.

Second Approach—Relying on Magnetic Couplings: If the inductors $L_{DM}$ of Fig. 12 are split in two, the same principle as used in the CM cancellation section can be employed (see Fig. 7) and the admittances $Y_{req,i}$ shall be derived.

The admittance matrix of the network of Fig. 12 is given by

\[
Y_{d,canc} = \begin{bmatrix}
    Y_A & -Y_B & -Y_B & -Y_A & -Y_B & -Y_B \\
    -Y_B & Y_A & -Y_B & -Y_B & -Y_A & -Y_B \\
    -Y_B & -Y_B & Y_A & Y_A & Y_B & Y_B \\
    Y_B & Y_A & Y_B & Y_B & Y_B & Y_B \\
    Y_B & Y_B & Y_B & Y_B & -Y_A & Y_B \\
    Y_B & Y_B & Y_B & Y_B & Y_B & -Y_A
\end{bmatrix}.
\]  

(29)
where
\[
\begin{align*}
Y_A & = \frac{3s^2C_{dm}L_D^2Y_{req,i} + 12s^2C_{dp}L_0M + 5sL_0M Y_{req,i} + 12}{3sL_0M (4 + sL_0M Y_{req,i})}, \\
Y_B & = \frac{Y_{req,i}}{4 + sL_0M Y_{req,i}}.
\end{align*}
\]

(30)

The only element that is desirable for the DM currents is the inductance \(L_{DM}\), therefore the desired DM impedance \(Z_{DM, canc,i}\), evaluated through (10) and (29), is
\[
Z_{DM, canc,i} = \frac{1}{Y_{LA} - Y_{LB}} = \frac{1}{-Y_A - Y_B} = -\frac{sL_{DM}}{4}.
\]

(31)

Solving the system of equations formed by (29), (30), and (31) it follows that
\[
Z_{DM, canc,i} = -\frac{1}{sL_{DM}} \Rightarrow Y_{req,i} = \frac{1}{4sC_{dp} - sL_D M / 4}.
\]

(32)

The idea of using a network similar to the one used for the CM capacitance cancellation also works here. The final network is presented in Fig. 13, where the capacitors \(C_{dp,i}\) are added for canceling the effects of \(C_{dp}\).

What is left is the calculation of the impedance observed by CM currents. This is calculated using (29) and (30) into (4), leading to
\[
Z_{CM, canc} = \frac{1}{\sum_{i,k=1}^{3} Y_{hi,i}} = \frac{sL_{DM}}{s^2C_{dp}L_{DM} + 1}
\]

(33)

which is the same impedance seen without the inclusion of the capacitance cancellation network, therefore this approach does not decrease the final CM impedance.

In the circuit of Fig. 13 the capacitors \(C_{dp,i}\) are connected in a \(Y\)-configuration. From the \(Y - \Delta\) circuit transformation, it is clear that a \(\Delta\)-connection of capacitors with one third of the value of the \(Y\)-connected capacitors is fully equivalent to the \(Y\)-configuration. Therefore, the circuit of Fig. 14 is derived, leading to canceling capacitors \(C_{dm,i}\) defined as
\[
C_{dm,i} = \frac{4C_{dp}}{3}.
\]

(34)

IV. BRIEF DISCUSSION ON ASYMMETRICAL CANCELLATION

The networks presented in the previous section and in the literature [19]–[23] have as a characteristic that the final equivalent circuit is symmetric, since the connection of the canceling networks is symmetric as in Fig. 15(a). For the case where the inductor is used directly at the input of a switching cell [see Fig. 15(b)], the switches \(S\) and \(D\) will present switching losses which are approximately proportional to the parallel capacitance \(C_{p}\); thus this capacitance is completely unwanted. If the symmetrical capacitance cancellation networks are used, the effective parallel capacitance is increased. In fact it is doubled for the circuit in Fig. 15(a), what means that the switching losses
due to $C_p$ would else double. This would require special attention of design engineers in the use of the cancellation techniques and leads to the question: is it possible to implement a cancellation network (asymmetric [21], [29]), which does not increase the capacitance to be switched?

To start with, the networks presented in Fig. 16 are used, where the parameters $L_1, L_2$, and $K$ are left undefined and a mutual inductance with unitary magnetic coupling factor is considered $M = (L_1L_2)^{1/2}$. The admittance matrices of the networks are used to derive the values.

The admittance matrix for the circuit in Fig. 16(a) $Y_C$ is

$$Y_C = \begin{bmatrix} Y_{\alpha,C} & -Y_{\beta,C} \\ -Y_{\chi,C} & Y_{\delta,C} \end{bmatrix} \quad (35)$$

where

$$Y_{\alpha,C} = \frac{\left(L_1 + L_2 + 2M\right)C_p s^2 + Y_{req}L_2s + 1}{s(L_1 + L_2 + 2M)}, \quad (36)$$

$$Y_{\beta,C} = Y_{\chi,C} = \frac{(L_1 + L_2 + 2M)C_p s^2 + Y_{req}Ms + 1}{s(L_1 + L_2 + 2M)} \quad (37)$$

and

$$Y_{\delta,C} = \frac{(L_1 + L_2 + 2M)C_p s^2 + Y_{req}L_1s + 1}{s(L_1 + L_2 + 2M)}. \quad (38)$$

The admittance matrix for the circuit in Fig. 16(b) $Y_D$ is

$$Y_D = \begin{bmatrix} Y_{\alpha,D} & -Y_{\beta,D} \\ -Y_{\chi,D} & Y_{\delta,D} \end{bmatrix} \quad (39)$$

where

$$Y_{\alpha,D} = \frac{(L_1 + L_2 + 2M)K_1C_p s}{L_1 + L_2 + 2M} + \frac{1}{s(L_1 + L_2 + 2M)} \quad (40)$$

$$Y_{\beta,D} = Y_{\chi,D} = \frac{-1}{s(L_1 + L_2 + 2M)} \quad (41)$$

$$Y_{\delta,D} = \frac{(L_1 + L_2 + 2M)K_2C_p s}{L_1 + L_2 + 2M} + \frac{1}{s(L_1 + L_2 + 2M)}. \quad (42)$$

The capacitance cancellation is achieved when $Y_C = Y_D$, resulting in a four linearly independent equations system. Solving this system leads to

$$\begin{cases} K = \frac{K_2^2}{K_2^2 - 1} \\ K_1 = \frac{K_2}{K_2^2 - 1} \end{cases} \quad (43)$$

For the design of such a network, a value is chosen for $K_2$ and the other parameters follow. Although, there is a theoretical lower boundary for $K_2$, given by $K_2 \geq 1$. This limit, in practice, means that the original parallel capacitance $C_p$ can not be downsized from a perspective of switching losses. The total amount of capacitance $K C_p$ used in the cancellation circuit has its minimum at $K_2 = 2$ (see Fig. 17), which is the case of symmetric cancellation. This means that for an asymmetric cancellation more capacitance must be used, but it brings the advantage that the input capacitance $K_1 C_p$ is large, thus providing more effective filtering.

The implementation of such a technique is more involved, since the splitting of the inductor is not done at its center point, but depends strongly on the chosen ratio $K_2$. Fig. 18 illustrates how the inductance must be divided in order to achieve capacitance cancellation, where it becomes clear that if a small $K_2$ is desirable, the inductor shall be divided in uneven parts. The required turns ratio $N_1/N_2$, assuming unitary magnetic coupling, follows the line $L_1/M$.

V. STUDY ON THE INFLUENCE OF PARASITIC ELEMENTS

The previous sections have assumed close to ideal equivalent circuits, but as the high frequency behavior of the components is paramount for EMC, the influence of the main parasitic effects must be considered. For that, the circuit of Fig. 19 is used, where the stray resistances of the windings $R_s$, a non-ideal magnetic coupling $k_{cm}$ and the stray inductance $L_s$ are considered.

The calculation of the CM impedance is done with (44) and of the DM impedance with (10), both applied to the admittance matrix of the network of Fig. 19, which is not displayed due to space constraints. The surfaces plotted in Fig. 20 provide insight into the influence of the non-ideal parameters. Fig. 20(a) shows the CM impedance as a function of frequency and the
Fig. 19. Circuit used for analyzing the influence of parasitic elements $R_d$, $L_\sigma$ and $k_{cm}$ in the performance of the capacitance cancellation for a three-phase CM inductor. Damping resistor $R_d$ is shown.

coupling factor $k_{cm}$, from where it is seen that the resonance frequency gets lower for low values of coupling and is infinite for unitary coupling. The influence of the series resistances $R_\sigma$ has the same type of effect as lowering the magnetic coupling [see Fig. 20(b)].

The use of the capacitance cancellation network leads to the inclusion of $L_\sigma$, what creates resonances at frequencies higher than the self-resonance. It produces undesired resonances in both, CM and DM, impedances and if these resonances are under 30 MHz they might cause problems for conducted emissions, otherwise they affect radiated emissions. These resonances can be damped with the help of a damping resistance $R_d$ as observed in Fig. 20(c) and Fig. 21. The increase of the inductor’s series resistance $R_\sigma$ has a similar damping behavior, but it considerably lowers the capacitance cancellation effect.

A similar study can be performed for the DM capacitance cancellation techniques leading to similar results, but for the sake of brevity these are here omitted.

VI. EXPERIMENTAL RESULTS

In order to verify the presented principles experiments are performed. Two filter circuits, one comprising a single $LC$ stage DM filter and another with a single-stage CM filter as shown in Fig. 22, are used to verify the achievable insertion loss with the application of some of the presented techniques. The filters are built in a way that the capacitors included for capacitance cancellation $C_{canc,CM}$ and $C_{canc,DM}$ are easily removable, so that the effects of their inclusion are clearly observed. The inductors are wound such that both halves of each winding are close to each other, assuring high magnetic coupling. This is accomplished by winding the inductors in two layers, the first one containing the first winding-half and the second layer containing the second one [23].

The first measurements were performed with an impedance analyzer in order to evaluate the total parallel capacitance for each of the inductors. The parallel capacitances were measured with the technique described in [28]. For the CM inductor $L_{CM}$ the total measured parallel capacitance was 17.7 pF, while the capacitance for the DM inductors had an average of 52 pF within ±2% variation among the three inductors $L_{DM}$.

A second set of experiments comprised measurements of insertion loss (see Fig. 23) of the two filters, mounted on a single printed circuit board, with a two-port network analyzer HP4195A. CM insertion loss measurements are performed with the first port connected between terminals $A$, $B$, and $C$ together and PE and the second port connected from $a$, $b$, and $c$ to PE. DM insertion loss is measured with the help of two insulation transformers (input and output) from terminals $A$ and $B$ to
Fig. 21. Influence of $L_\sigma$ in the (a) DM and (b) CM impedances and the possibility of damping by inserting a resistor $R_\sigma$ in series.

Fig. 22. Input filter circuits employed in the testing of capacitance cancellation techniques. (a) CM filter structure employed in the experiments. (b) DM filter used to test the capacitance cancellation.

Fig. 23. Insertion loss measurement setups. (a) Measurement setup for CM insertion loss $IL_{CM}$. (b) DM insertion loss $IL_{DM}$ measurement setup.

Fig. 24. Insertion loss measurements showing the application of capacitance cancellation in the employed three-line power filters. (a) Filter CM insertion loss illustrating the application of capacitance cancellation to a three-phase CM choke. Shown are: measurement without capacitance cancellation; with three cancellation capacitors (68 pF per winding), and with a single one (220 pF) connected to one of the windings. (b) DM insertion loss measurement with and without capacitance cancellation to three DM inductors (220 pF per inductor).

9.4 MHz is observed with and without cancellation, thus this is a point were a resonance, which is not the self-resonance of the inductor. The self-resonance frequency of the inductor is at approximately 2 MHz as seen in Fig. 24(a).

The insertion loss curves for the DM capacitance cancellation are presented in Fig. 24(b) for a network as in Fig. 13. It is observed that the results are not as expressive as in the CM case. A deeper analysis proves that, depending on the complete filter configuration, the cancellation of these capacitances might not improve the situation considerably. This is due to the fact that resonance frequencies are also influenced by the coupling with other elements, such as other components of the CM filter, and by different load and source impedances. Despite that, the
measurements with the DM capacitance cancellation show an improvement in very high frequencies and an appreciable reduction of the resonance peak at 4 MHz.

The improvement observed in the DM insertion loss curves is not substantial. Therefore, a measurement is performed only with the three DM inductors, that means, removing components $C_{DM,2}$, $L_{d1}$, and $R_{d1}$ from the printed circuit board. The result is shown in Fig. 25, where it is seen that the cancellation works, shifting the resonance frequency of the circuit from 1 MHz to more than 3 MHz and improving the insertion loss by 17 dB at 10 MHz.

In order to understand the performance presented for the DM cancellation, three simple simulations are done assuming unitary coupling among the halves of the winding of the inductor, amounting for a total of 10 pF in parallel with 40 μH. These simulations are performed in order to study the influence of external couplings in the performance of the filter [18], [30], [31]. The canceling capacitor is four times larger (40 pF). The simulated circuits and respective results (attenuation from $u_2$ to $u_1$) are presented in Fig. 26. The first simulation [see Fig. 26(a)] shows a simple filter configuration where a single capacitor (3 μF) with its ESL (20 nH) is employed at the input and the results show an improvement of approximately 20 dB at 30 MHz. In Fig. 26(b), a capacitor (1 μF + 10 nH) is included at the output, thus forming a π-type filter and, again, 20 dB improvement is observed. At the third simulation [see Fig. 26(c)], a small amount of coupling ($k = 0.05$) is added between the filtering inductor and the output capacitor’s ESL. It is observed that the resonances are shifted and the effect of the capacitance cancellation is only observed for higher frequencies, so that only approximately 6 dB improvement is achieved at 30 MHz. This result alerts for the fact that, depending on the complexity of the filter, the effects of capacitance cancellation might be lower than expected in practical filters and special care should be taken when designing the filter layout.

VII. CONCLUSION

This work has presented a systematic way of evaluating impedances (CM and DM) in three-phase networks to be used in power line filtering. The alternatives provided by three-phase networks have been explored to achieve winding parasitic capacitance cancellation. Techniques have been presented for three-phase inductive networks along with a comprehensive theoretical analysis, where advantages and side-effects of the networks have been highlighted and possible improvements through damping resistances and use of different networks have been proposed. The influence of common parasitic effects was studied, from where the guidelines for a good design can be derived. The possibility of asymmetrical capacitance cancellation was proposed, which can improve the application of these techniques for switched mode power circuits. With the application of the proposed cancellation networks it is expected that cheaper inductors can be used, since the magnetic component designer is able to use a core with fully winded window.

Fig. 25. Insertion loss measurement for the DM filter when removing components $C_{DM,2}$, $L_{d1}$, and $R_{d1}$ from the PCB.

Fig. 26. Simulation circuits and results (attenuation from $u_2$ to $u_1$) for explaining the influence of coupling with external components in the performance of parasitic capacitance cancellation. (a) Simple filter employing on capacitor and the inductor with and without cancellation. (b) “Pi”-type filter. (c) “Pi”-type circuit with coupling from the output capacitor to the inductor’s winding.
In order to prevent the elevation of the cost with capacitors it is proposed that the small capacitors are integrated into the printed circuit board whenever possible. A set of experimental results attest the presented principles and prove that the analyzed techniques allow for improvements in the performance of an EMC filter. From the results it is seen that the degree of improvement is dependent on the circuit structure, since different source and load impedances and coupling among filter stages considerably change the influence of an inductor’s parasitic capacitance. Good layout techniques, other parasitic impedance cancellation techniques and the reduction of capacitive and magnetic couplings are to be used along with the capacitance cancellation techniques and shall allow for more compact, cheap and high performance filtering for three-phase power converters.

### APPENDIX I

#### EQUIVALENCE OF TWO-PORT NETWORKS

In order to simplify the expressions, impedances matrices are here employed. The impedance matrices for the circuits of Fig. 27 are given by

\[
Z_T = \begin{bmatrix}
\frac{Y_{T,1} + Y_{T,2}}{Y_{T,1} Y_{T,2}} & 1 \\
\frac{1}{Y_{T,1} Y_{T,2}}
\end{bmatrix}
\quad \text{for the } T \quad \text{network}
\]  

(A1)

and for the \( \pi \)-network by

\[
Z_\pi = \begin{bmatrix}
\frac{Y_{\pi,1} Y_{\pi,2} + Y_{\pi,3}}{Y_{\pi,1} Y_{\pi,2} Y_{\pi,3}} \\
\frac{Y_{\pi,1} Y_{\pi,2} + Y_{\pi,3}}{Y_{\pi,1} Y_{\pi,2} Y_{\pi,3}} \\
\frac{Y_{\pi,1} Y_{\pi,2} + Y_{\pi,3}}{Y_{\pi,1} Y_{\pi,2} Y_{\pi,3}} \\
\frac{Y_{\pi,1} Y_{\pi,2} + Y_{\pi,3}}{Y_{\pi,1} Y_{\pi,2} Y_{\pi,3}}
\end{bmatrix}
\]

(A2)

If all elements of matrices \( Z_T \) and \( Z_\pi \) are the same, then the networks are equivalent.

Another equivalence of interest is given for the networks depicted in Fig. 28. These are used in some of the capacitance cancellation networks, inductance cancellation networks and other types of filters.

Considering the coupled inductor circuit, its impedance matrix is given by

\[
Z_{\text{coupl}} = \begin{bmatrix}
s L_1 & -s M \\
-s M & s L_2
\end{bmatrix}
\]

(A3)

The non-coupled network presents the matrix

\[
Z_{\text{non-coupl}} = \begin{bmatrix}
s (L_{11} + L_{12}) & s L_{13} \\
\frac{s L_{13}}{s (L_{12} + L_{13})}
\end{bmatrix}.
\]

(A4)

Solving the equation given by \( Z_{\text{coupl}} = Z_{\text{non-coupl}} \) in order to find equivalent networks results in

\[
L_{11} = L_1 + M
\]

\[
L_{12} = L_2 + M
\]

\[
L_{13} = -M.
\]

(A5)

### REFERENCES


Marcelo Lobo Heldwein (S’99–M’08) received the B.S. and M.S. degrees in electrical engineering from the Federal University of Santa Catarina, Florianópolis, Brazil, in 1997 and 1999, respectively, and the Ph.D. degree from the Swiss Federal Institute of Technology (ETH), Zurich, Switzerland, in 2007.

He is currently a Postdoctoral Fellow at the Power Electronic Institute (INEP), Federal Institute of Santa Catarina. From 1999 to 2001, he was a Research Assistant with the Power Electronics Institute, Federal University of Santa Catarina. From 2001 to 2003, he was an Electrical Design Engineer with Emerson Energy Systems, São José dos Campos, Brazil, and in Stockholm, Sweden. His research interests include power factor correction techniques, static power converters, and electromagnetic compatibility.

Dr. Heldwein is currently a member of the Brazilian Power Electronic Society (SOBRAEP).

Johann W. Kolar (SM’04) received the Ph.D. degree (with highest honors) from the University of Technology Vienna, Vienna, Austria, in 1988. Since 1984, he has been an Independent International Consultant in close collaboration with the University of Technology Vienna in the fields of power electronics, industrial electronics, and high-performance drives. He has proposed numerous novel PWM converter topologies and modulation and control concepts, e.g., the VIENNA rectifier and the three-phase ac-ac sparse matrix converter.

He was appointed Professor and Head of the Power Electronic Systems Laboratory, Swiss Federal Institute of Technology (ETH), Zurich, Switzerland, in February 2001. In 2006, the European Power Supplies Manufacturers Association (EPSMA) awarded the Power Electronics Systems Laboratory of ETH Zurich as the leading academic research institution in Europe. The focus of his current research is on ac-ac and ac-dc converter topologies with low effects on the mains, e.g., for power supply of telecommunications systems, More-Electric-Aircraft, and distributed power systems in connection with fuel cells. Further main areas of research are the realization of ultra-compact intelligent converter modules employing latest power semiconductor technology (SiC), novel concepts for cooling and EMI filtering, multidomain/multiscale modelling and simulation, pulsed power, bearingless motors, and Power MEMS. He has published over 250 scientific papers in international journals and conference proceedings and has filed more than 70 patents.

Dr. Kolar is a Member of the IEIE and of the Technical Program Committees of numerous international conferences in the field (e.g., Director of the Power Quality Branch of the International Conference on Power Conversion and Intelligent Motion). From 1997 through 2000, he served as an Associate Editor of the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS and since 2001 as an Associate Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS. Since 2002, he has been an Associate Editor of the Journal of Power Electronics of the Korean Institute of Power Electronics and a member of the Editorial Advisory Board of the IEEE TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING. He received the Best Transactions Paper Award of the IEEE Industrial Electronics Society in 2005 and an Erskine Fellowship from the University of Canterbury, New Zealand, in 2003.