Comparative Evaluation of Soft-Switching, Bidirectional, Isolated AC/DC Converter Topologies

J. Everts,
F. Krismer,
J. Van den Keybus,
J. Driesen,
J. W. Kolar

This material is published in order to provide access to research results of the Power Electronic Systems Laboratory / D-ITET / ETH Zurich. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the copyright holder. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.
Comparative Evaluation of Soft-Switching, Bidirectional, Isolated AC/DC Converter Topologies

Jordi Everts*, Florian Krismer †, Jeroen Van den Keybus †, Johan Driesen*, and Johann W. Kolar ‡

*Dept. of Electrical Engineering ESAT-ELECTA
Katholieke Universiteit Leuven, Belgium
Email: jordi.everts@esat.kuleuven.be
†Power Electronic Systems (PES) Laboratory
ETH Zurich, Switzerland
‡TRIPHASE
Leuven, Belgium

Abstract—For realizing bidirectional and isolated AC/DC converters, soft-switching techniques/topologies seem to be a favourable choice as they enable a further loss and volume reduction of the system. Contrary to the traditional dual-stage approach, using a power factor corrector (PFC) stage in series with a DC/DC isolation stage, we showed recently that the same functionality can be achieved under full soft-switching operation using a single-stage dual active bridge (DAB) AC/DC converter. This paper investigates the performance of this single-stage approach by comparing it with a state-of-the-art conventional dual-stage concept (both soft-switching converters), where a bidirectional interleaved triangular current mode (TCM) PFC rectifier was chosen in combination with a DAB DC/DC converter. The advantages and drawbacks of each concept are discussed in detail, focusing on the impact of the utilized semiconductor technology and silicon area on the converter efficiency. Furthermore, a comprehensive comparison of power density is allowed by the analytical models that correlate the component losses with their respective volume.

Index Terms—AC/DC converter, bidirectional, Dual Active Bridge, DAB, isolated, soft-switching

I. INTRODUCTION

Isolated AC/DC converters are frequently employed in utility interfaced systems such as power supplies in telecommunication and data centers [1], [2], plug-in hybrid electrical vehicles (PHEVs) and battery electric vehicles (BEVs) [3], [4]. For these types of grid interfaced systems there is an increasing need for bidirectional functionality since the traditional electricity grid is evolving from a rather passive to a smart interactive service network (customers/operators) where the traditional central control philosophy is shifting to a more distributed control paradigm. Energy systems become active elements, providing different types of support to the grid [4], [5]. In all mentioned applications a storage element connected to the high-voltage (HV) DC-bus can facilitate this need for power feed-in into the grid [2], [4].

Recently we showed that bidirectional and isolated AC/DC converters can be realized under full soft-switching operation using a single-stage dual active bridge (DAB) topology (Fig. 1(a)) [6], allowing a possible enhancement of the performance (in terms of efficiency, volume, number of components and cost) compared to the traditional dual-stage topologies. In [6] a half bridge - full bridge DAB (Fig. 2(a)) was used. A similar analysis using a full bridge - full bridge DAB (Fig. 2(b)) was performed in [7], providing higher low load efficiency. In order to investigate the performance of both single-stage approaches, a comprehensive comparison with a state-of-the-art conventional dual-stage topology (PFC for rectification and power factor correction in series with a DC/DC converter for galvanic isolation and output voltage regulation) is presented in this paper. For the latter, an interleaved triangular current mode (TCM) PFC rectifier [8] in combination with an isolated full bridge - full bridge DAB DC-DC converter [9], [10], is selected (Figs. 1(b) and 2(b)), both bidirectional, soft-switching, and proven to have an excellent performance (in terms of efficiency and power density). Soft-switching techniques/topologies are preferred in every conversion stage as they enable further reduction of the losses and the volume of the system [11]. A direct comparison of the three converter concepts based on published data is not feasible due to different system specifications and technology standards. Performance indices of a power electronics converter (e.g. efficiency and power density) are competing and moreover strongly dependent on the underlying specifications and technology node. Therefore this paper focusses on a comparison which is based on common specifications, technology standards and detailed analytical loss and volume models. Converter models with the corresponding dimensioning criteria of the components are presented in Section II. Analytical loss and volume models of the main converter components are comprehensively discussed in Section III, allowing for a complete comparison of converter efficiency and power density in Section IV. Section IV also includes a Semiconductor chip Area based Converter Comparison ($SAC^2$) [12], enabling for optimal selection of the semiconductors with respect to the topology and the operating point, and providing a common Figure of Merit (FOM) for comparison: the required total semiconductor area.
II. ANALYTICAL MODELING AND CONTROL OF THE AC/DC CONVERTER CONCEPTS

The dimensioning criteria for each of the components in the following analysis are derived using common system specifications (Table I), covering the above mentioned application areas. A switching frequency of \( f_s = 120 \, \text{kHz} \) is assumed for all three topologies (i.e. the average frequency at nominal power for the variable frequency TCM PFC), being a trade-off between frequency related losses and volume. The three systems analyzed in this paper are controlled and designed in order to achieve unity power factor at the AC-side, while satisfying the soft-switching constraints in the whole operating range. The soft-switching principle of the converter concepts is based on a quasi-resonant ZVS switching. Thereby, each high-frequency switch \( S_{xx} \) consists of a power transistor \( T_{xx} \), a diode \( D_{xx} \), and a parasitic nonlinear capacitor \( C_{xx} \). Soft-switching operation occurs when a voltage transition is initiated by turn-off of the respective switch \( S_{xx} \), commutating the current from the transistor \( T_{xx} \) to the opposite diode \( D_{xx} \) of the leg [11] (e.g. commutation from \( T_{p1} \) to \( D_{p2} \), in Fig. 2(b), and turn-on of \( T_{p2} \) under ZVS (anti-parallel diode is conducting) after completion of the momentaneous resonant transition (quasi-resonant ZVS)). A faster commutation can be implemented by setting a minimum to the switch turn-off current \( I_{\text{comm}, \text{ref}} = 2 \, \text{A} \) is used), avoiding voltage transition delay and shoot through. It was shown in [10] that for the high voltage MOSFET transistors that are under consideration in this paper (Table III), low currents \( 0 \, \text{A} \leq I_{\text{comm}} \leq 2 \, \text{A} \) are insufficient to recharge the parasitic drain to source capacitors within a 200 ns dead-time interval, leading to increased switching losses. Whenever in the following considerations the semiconductor (active) chip area \( A_{S_{\text{Si}}} \) is scaled, also a scaled minimum commutation current is used in all converter models:

\[
I_{\text{comm}} = I_{\text{comm,ref}} \sqrt{A_{S_{\text{Si},act}}/A_{S_{\text{Si},act,ref}}} \tag{3}
\]

The commutation charge, and therefore also \( I_{\text{comm}} \) (3), scales with the square of the chip area \( A_{S_{\text{Si},act}} \) as the current crossing is triangular shaped. Distinction is made between the total Si area \( A_{S_{\text{Si}}} \) (thermal models) and the active chip area \( A_{S_{\text{Si},act}} \) (electrical models) of the semiconductor devices:

\[
A_{S_{\text{Si},act}} = 0.9864 \cdot A_{S_{\text{Si}}} - 1.3662 \, (\text{mm}^2) \tag{4}
\]

Relation (4) is derived from manufacturer data of the considered semiconductor devices.

A. Single-Stage DAB AC/DC Converter Using a Half Bridge - Full Bridge DAB (SSHF converter)

Fig. 1(a) shows the general schematic of the single-stage DAB AC/DC topology, where a DAB DC/DC converter is used in combination with a synchronous rectifier, putting a small high-frequency (HF) filter capacitor \( C_1 \) in between. Here a half bridge - full bridge DAB DC/DC converter (Fig 2(a)) is used and the topology is further referred to as the SSHF (Single-Stage, Half bridge - Full bridge). The DAB receives the rectified AC line voltage \( V_{\text{DC1}}(t) \) via the synchronous rectifier. It comprises HF transformer coupled primary side and secondary side active bridges, performing the DC voltage \( V_{\text{DC2}} \) regulation at the output, while maintaining unity power factor at the AC side by actively wave-shaping the line current \( i_{\text{DC1}}(t) \). The control strategy presented in [6] for the SSHF enables soft-switching operation over the whole voltage and power range.

![Fig. 1. Schematics of the analyzed converter topologies.](image-url)
B. Single-Stage DAB AC/DC Converter Using a Full Bridge - Full Bridge DAB (SSFF converter)

In a second implementation of the single-stage DAB AC/DC topology, the half bridge - full bridge DAB DC/DC converter of the SSHF is replaced by a full bridge - full bridge DAB DC/DC converter (Fig. 2(b)). This topology is further referred to as the SSFF (Single-Stage, Full bridge - Full bridge). The control strategy to operate the SSFF is similar to the one for the SSHF and is presented in [7]. However, by using two full bridges, a higher flexibility in shaping the inducer current \( \dot{i}_1(t) \) is achieved, resulting in lower partial load component RMS currents (partial load efficiency), at the expense of a higher number of active devices (volume, reliability, cost).

C. Dual-Stage AC/DC Converter Using an Interleaved TCM PFC in Series with a DAB DC/DC Converter (DS converter)

The dual-stage AC/DC converter in Fig. 1(b), and further referred to as the DS (Dual Stage) converter, uses an interleaved triangular current mode (TCM) PFC in series with a DAB full bridge - full bridge DC/DC converter (Fig. 2(b)). The TCM PFC [8] consists of several interleaved boost stages operating with variable switching frequency. The high TCM inductor current ripple is not transferred to the mains as the superposition of all boost cell input currents results in a smooth mains current waveform. It was shown in [8] that a number of three boost cells is a good compromise between volume and mains current distortion. The DAB DC/DC converter is operated with the same switching control strategy as the SSFF, adapted for constant input and output voltages (\( V_{DC1} = V_{DC2} \)).

The objective function for the derivation of the optimum values of the passive components is the average (over one half of the AC input period) of the square of the instantaneous switch RMS currents (\( I_{\text{RMS}}^2 \), equation (7), minimization problem), resulting in the inductance values and transformer ratios depicted in Table II. The inductance values (\( L_{1-3} \)) for the TCM PFC are determined to obtain an average switching frequency of 120 kHz in the nominal operating point, applying a limit of \( f_{s,\text{max}} = 250 \text{kHz} \). It should be noted that for reaching the minimum commutation current in the secondary side active bridges of the DAB converters within the whole AC operating range, the HF transformer magnetizing inductances \( L_M \) depicted in Table II are used [6], [7]. Fig. 3 shows the typical current and voltage waveforms for the full bridge - full bridge DAB DC/DC converter (left) and the TCM PFC (right). In Fig. 4 the RMS currents \( i_{s,\text{rms}}(\omega t) \) occurring in the high-frequency switches during a half input sinewave interval (50 Hz) for the three converter concepts, at nominal input and output voltage, and 100%, 50% and 10% of the nominal input current is depicted.

<table>
<thead>
<tr>
<th>TABLE II</th>
<th>Inductance values and transformer ratios</th>
</tr>
</thead>
<tbody>
<tr>
<td>( L_{1-3} )</td>
<td>60 µH</td>
</tr>
<tr>
<td>( L )</td>
<td>27.6 µH</td>
</tr>
<tr>
<td>( L_M )</td>
<td>193 µH</td>
</tr>
<tr>
<td>( n_{1/2} )</td>
<td>1.25</td>
</tr>
<tr>
<td><strong>SSHF converter</strong></td>
<td><strong>SSFF converter</strong></td>
</tr>
<tr>
<td>( L )</td>
<td>3 µH</td>
</tr>
<tr>
<td>( L_M )</td>
<td>33.8 µH</td>
</tr>
<tr>
<td>( n_{1/2} )</td>
<td>0.5</td>
</tr>
</tbody>
</table>

III. LOSS AND VOLUME MODELS

The switching losses for the soft-switching converter topologies presented in Section II are low, especially as the control equations assure a minimum switch commutation current. Therefore the most important loss contributions are the semiconductor conduction losses, the gate losses, and the losses in the passive components. As components losses and volume are mutually coupled (e.g., a large-sized transformer naturally has lower losses), accurate models that correlate these two quantities are required to analytically calculate the performance indices of a converter, such as efficiency and power density.

A. Semiconductor Losses

Conduction losses of a MOSFET are proportional to the on-resistance \( R_{DS(on)} \). However, for allowing direct comparison of different devices and device technologies it is more convenient to consider specific device characteristics by referring them to...
the utilized active Si area $A_{Si,act}$ (4). The conduction losses of a power MOSFET are then given by:

$$P_{S,cond} = \frac{R_{DS,on}^*}{A_{Si,act}} i_{S,eq, rms}^2$$

(5)

with $R_{DS,on}^*$ the specific on-resistance, being a function of the junction temperature $T_j$ and the drain current density $J_D$:

$$R_{DS,on}^* = R_{DS,on}^* \left| _{T_D=T_{ref},J_D=J_{D,ref}} \right. \cdot (1 + \alpha_1 \Delta T_j + \alpha_2 \Delta T_j^2) \cdot (1 + \beta_1 \Delta J_D + \beta_2 \Delta J_D^2)$$

(6)

and

$$i_{S,eq, rms}^2 = \frac{1}{\pi} \int_0^{\pi} (i_{S, rms}(\omega t))^2 \, d(\omega t)$$

(7)

$\Delta T_j$ and $\Delta J_D$ are deviations from the reference junction temperature $T_{j,ref}$ and the reference drain current density $J_{D,ref}$. The specific on-resistance in dependence of $J_D$ for different commercially available 600V MOSFET devices is presented in Fig. 5. Conduction losses in the internal body diodes are neglected as in normal operation they only conduct current during a very small time interval. As it is assumed that the transistor switching losses can be neglected (i.e. the turn-off commutation current is controlled to be high enough to assure lossless ZVS operation), the only switching frequency related losses are the gate losses:

$$P_{S,gate} = \frac{Q_G^* A_{Si,act}}{U_{gs,ref}} U_{gs}^2$$

(8)

where $Q_G^*$ is the specific total gate charge. A turn-on gate voltage of $U_{gs} = 12$V is assumed for every switch. The MOSFET junction temperature $T_j$ depends on the total MOSFET losses ($P_S = P_{S,cond} + P_{S,gate}$) and the thermal resistance $R_{th,b}$ between the die and the coolant (coldplate with isothermal bottom temperature $T_b = 80^\circ$C), and is calculated by:

$$T_j = P_S R_{th,b} + T_b$$

(9)

Thermal equilibrium can be found by solving the interlinked equations for the power losses and the junction temperature (5), (8), (9). The specific parameters required for the calculation of the MOSFET losses are depicted in Table III.

**TABLE III**

<table>
<thead>
<tr>
<th>MOSFET Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
</tr>
<tr>
<td>-------------------</td>
</tr>
<tr>
<td>SPW47N60CFD</td>
</tr>
<tr>
<td>IPW60R045CP</td>
</tr>
<tr>
<td>IXFB82N60P</td>
</tr>
<tr>
<td>STY112N65M5</td>
</tr>
</tbody>
</table>

$R_{DS,on}$ at $J_D = 0.5$A/mm$^2$ and $T_j = 150^\circ$C

**Fig. 5.** Specific on-resistance of several 600V MOSFETs in dependence of $J_D$, at $T_j = 150^\circ$C.

**Fig. 6.** Package interiors and FEM models, showing respectively the chip sizes and the temperature distribution for several of the semiconductor devices listed in Table III.
B. Semiconductor Volume

The volume occupied by each semiconductor device, $V_{sem}$, can be related to its losses when the relation between the thermal resistance $R_{th,j-c}$ and the dimensions of the transistor-cold plate assembly is known. The same transistor cooling concept is assumed for all topologies, consisting of an aluminium cold plate with a thickness of $h_{CP} = 8\text{mm}$ and constant bottom temperature $T_b = 80^\circ\text{C}$, combined with a thermal pad, and the semiconductor packages (Fig. 7). A thickness of $h_{pkg} = 8\text{mm}$ is taken for the semiconductor package, including mounting with a screw, clamp or plate. The surface area of the coldplate is calculated from the Si area, taking into account the overhead caused by the packaging of the Si chips, the connection pins, and the space that is needed between two transistors when mounting them on a PCB. Therefore, when scaling the semiconductor area with a factor $f_{Si}$, each dimension is scaled with a factor $\sqrt{f_{Si}}$, allowing to determine the total area occupied by a semiconductor - cold plate assembly. By multiplying this area with the height ($h_{CP} + h_{pkg}$) of the assembly, the volume $V_{sem}$ can be calculated.

Fig. 8 shows a simplified steady state thermal model of the semiconductor - cold plate assembly. The total thermal resistance between the MOSFET junction and the bottom of the cold plate consists of a series connection of the MOSFET junction-to-case thermal resistance $R_{th,j-c}$, the thermal resistance of the thermal pad $R_{th,pad} = h_{pad}/k_{pad}A_{pad}$, and the thermal resistance of the coldplate $R_{th,cp} = h_{cp}/k_{cp}A_{cp}$. For each MOSFET type listed in Table III, the relation between $R_{th,j-c}$ and the Si area $A_{Si}$ was determined by detailed modeling of the package and FEM simulation, resulting in the relations depicted in Fig. 9. All analytical thermal models were validated through FEM simulations.

![Diagram of Semiconductor-cold plate assembly](image)

Fig. 7. Semiconductor-cold plate assembly. The packages are mounted onto an aluminium cold plate with isothermal bottom surface at $80^\circ\text{C}$.

![Diagram of Thermal network of the cold-plate assembly](image)

Fig. 8. Thermal network of the cold-plate assembly.

C. Inductors and Transformers

Losses in inductors and transformers depend on the geometry and the arrangement of the windings, the type of wire, the core type, and the geometry and material of the core. The resulting (boxed) volume is mainly determined by the core geometry. In the scope of this paper, an optimization algorithm was designed to optimize each of the possible combinations. This allows to map a multi-dimensional design space into a multi-dimensional performance space for each inductor/transformer. The boundary of the feasible performance space indicates the best possible compromise with respect to different performance indices (i.e. efficiency (losses) and power density (volume)). For the optimization, planar cores are considered because of their advantageous properties with respect to high power density and excellent electromagnetic and thermal characteristics. All possible ELP and EILP core combinations from FERROXCUBE (core material: 3F3) and EPCOS (core material: N49, N87, and N92) in the dimensions range from ELP32 up to ELP64 were considered. The number of cores was limited by setting a maximum of 15cm to the total core length. Litz wires are chosen to reduce eddy current losses in the windings. All commercially available Litz wires from the RUPALIT Classic product range of PACK-FEINDRAHT were taken into consideration. Four possible arrangements are investigated, including split, concentric, hexagonal and orthogonal type windings.

For each iteration, in a first step of the optimization algorithm the reluctance model $R_m$ is calculated in order to meet the inductance values ($L$, $L_{M}$, $L_{1,2}$) depicted in Table II (the inductance is controlled with the air gap length $l_g$), while guaranteeing that the peak induction $B_{pk}$ and air gap length $l_g$ do not exceed a maximum value. This introduces an upper and lower limit for the number of turns (transformer primary side: $n_1$, inductor: $N$):

$$\frac{(V \cdot s)_{prim,\text{max}}}{2B_{pk,\text{max}}A_c} \leq n_1 \leq \sqrt{LM \left(R_{m,\text{core}} + R_{m,\text{air,\text{max}}} \mid l_g = l_{g,\text{max}}\right)}$$

(10)

$$\frac{LA_{pk}}{B_{pk,\text{max}}A_c} \leq N \leq \sqrt{L \left(R_{m,\text{core}} + R_{m,\text{air,\text{max}}} \mid l_g = l_{g,\text{max}}\right)}$$

(11)
The upper boundary of the maximum operating flux $B_{pk,max}$ is set by the core material saturation flux $B_{sat}$, applying a 20% safety margin to achieve low core losses and to avoid operation close to saturation. $(V \cdot s)_{prim,max}$ is the maximum Volt-seconds product (primary side of the transformer), $A_c$ is the effective core cross section, and $I_{pk}$ the peak inductor current. The air gap reluctance $R_{air}$ is calculated using the 3D method proposed in [13]. In a second step the objective function is calculated (i.e. the total inductor/transformer losses), requiring detailed models of the winding losses and core losses. For each iteration the objective function is minimized within the design constraints such as the available window area. The ohmic losses in the Litz wires can be separated into skin effect losses $P_{litz, S}$ from self-induced eddy currents inside the conductor, external proximity effect losses $P_{litz, P_e}$ from eddy currents due to the external magnetic field $H_e$ (originated in the air gap fringing field and the magnetic field from neighboring conductors), and internal proximity effect losses $P_{litz, P_i}$ from eddy currents due to the internal magnetic field $H_i$ (produced by the wire itself). The winding losses per unit length (index "T") can be calculated with [14]:

$$P_{litz, S, 1} = n_s \cdot R_{DC} \cdot F_R(f) \cdot \left(\frac{i}{n_s}\right)^2$$

(12)

$$P_{litz, P_e} = P_{litz, P_e, 1} + P_{litz, P_e, 1}$$

(13)

$$P_{litz, P_i} = n_s \cdot R_{DC} \cdot G_R(f) \cdot \left(\frac{H_e}{2\pi^2 d_b^2}\right)^2$$

(14)

Here, $R_{DC}$ is the per unit length DC resistance of a single strand of the Litz bundle, $n_s$ the number of strands in the bundle, $d_b$ the diameter of the bundle, and $f$ the Fourier amplitude coefficients of the current time function $i_{bundle}(t)$. $F_R(f)$ and $G_R(f)$ are factors that model the frequency dependence of the losses and are given in [14], which also provides the 2D method used for calculating the external field $H_e$. The Core losses per unit volume (index "V") are calculated with the Steinmetz parameters $k$, $\alpha$, $\beta$ using the improved Generalized Steinmetz Equation (iGSE) [15]:

$$P_{core, V} = \frac{1}{T} \int_{0}^{T} \frac{dB}{dt} |\Delta B|^{\beta-\alpha} \, dt$$

(15)

The performance space for the SSHF inductor is depicted in Fig. 10(a). An overview of the boundaries of the performance spaces of all inductors/transformers is shown in Fig. 10(b). The designs that were chosen (marked) were thermally verified using a 2D nodal network (represented by $R_{L-b}$ and $R_{Tr-b}$ in Fig. 8), using the same coldplate as in Section III and assuming a maximum inner temperature of 120°C.

D. DC-Link Capacitors

The capacitance values required for keeping the 100Hz ripple amplitude $I_{st}$ of the DC-link voltages within its limit $(I_{st, max} = 0.05 \cdot V_{DC, nom})$ are calculated using:

$$C_{st} = \frac{Q_{st}}{2I_{st, max}}$$

(16)

where the charge difference $Q_{st}$ is determined by:

$$Q_{st} = \frac{1}{2} \int_{0}^{T_{ms}} |i_{C, st}(t)| \, dt$$

(17)

The capacitor current $i_{C, st}(t)$ is the difference between the incoming and outgoing current, $i_{C, st}(t) = i_{C, in}(t) - i_{C, out}(t)$. Given the operating range, the value of $C_{st} = 962.5 \mu F$ is the same for each converter concept. For the capacitor volume calculations, electrolytic capacitors are chosen above film capacitors because of their lower volume/capacitance ratio, as can be seen from Fig. 11. For a given rated voltage the volume of EPCOS high density electrolytic B4345x 550V DC-link capacitors scales linearly with the capacitance, $V_C = k_{c1} + k_{c2} C = 88.8 \, cm^3 + 0.1969 \, cm^3/\mu F \cdot C$. In practice, the bulky 100Hz DC-link capacitors are often accompanied by small high-frequency capacitors, which can be polypropylene (PP) film type capacitors. However, they only account for a small portion of the total capacitor volume and are therefore not taken into account. The same remark can be made for the other high-frequency capacitors. The losses in the capacitors are neglected in this comparison.

E. EMI filters and Auxiliary Circuits

Typically, the losses in the EMI filters and auxiliary circuits only account for a very small portion of the total converter losses and are therefore neglected. Moreover, since it was not the intention of this paper to perform a detailed design of the EMI filter and auxiliary circuits for each topology, the volume occupied by these components is estimated based on the real prototype converters shown in Fig. 15.
### IV. TOPOLOGY COMPARISON

#### A. Semiconductor Chip Area Based Converter Comparison (SAC²)

In order to allow for a fair comparison between the different topologies, the total chip area needed to not exceed a junction temperature $T_j$ of 100°C in all semiconductor devices and at nominal operating conditions is used as a first comparison criterion. Therefore, the models described in Section III-A, correlating the thermal and electrical characteristics of the semiconductor devices to the chip area, are used. Fig. 12 shows the results of the SAC² for the IPW60R045CP MOSFET. The lowest total chip size was achieved with the DS converter, while the lowest volume (cold plate assembly + gate drivers) is for the SSFF topology. The SSHF has the worst chip area utilization.

#### B. Efficiency

Under the considerations of Section III, the converter efficiency is calculated from:

$$\eta = \frac{P_{AC, in} - (P_{S, cond} + P_{S, sw} + \sum(P_{L, L} + P_{C, core})_{ind., transf.})}{P_{AC, in}}$$

As semiconductor losses strongly depend on the specific device parameters and the chip area per switch, and due to the varying number of semiconductors, they can only be compared among the converter concepts for the same total Si area $A_{Si, \Sigma}$. For each device a weight factor $\gamma_i$ is introduced that indicates the percentage of $A_{Si, \Sigma}$ and is calculated in relation to the sum of all RMS currents ($\gamma_i = f^{2}_{eq, rms,i} / \sum f^{2}_{eq, rms,i}$). The calculated efficiency of all converter concepts is depicted in Fig. 13. STY112N65M5 MOSFETs, having the lowest $R_{DS, on}$, are used in the synchronous rectifier of the single stage topologies (switches $S_{S, sq}$), as well as in the low-frequency leg of the TCM PFC (switches $S_{N, x}$). In the DABs of all topologies (switches $S_{p, x}$, $S_{N, x}$), and in the high-frequency legs of the TCM PCF (switches $S_{N, x}$), IPW60R045CP MOSFETs are used because of their better switching characteristics. The DS converter has the highest efficiency at nominal power, while the SSHF converter shows the best partial load performance. The SSHF converter has the worst efficiency, both at nominal power and at partial load.

#### C. Power Density

Weight and volume limitations cause the power density to be an important performance index for the analyzed AC/DC converter concepts, especially in automotive applications, and can be estimated from:

$$\rho = \frac{P_{DC, out}}{(1 + \rho_{pack}) (V_{sem} + V_{GD} + V_{Tr} + V_{Ind} + V_{C} + V_{x})}$$

where $V_{GD}$ is the volume of the gate drivers, and $V_x$ the volume of the auxiliary circuits, EMI filter and control board. In the
following. \( V_c \) is estimated based on the existing prototypes shown in Fig. 15. A factor \( f_{\text{pack}} = 30\% \) accounts for the increase in volume due to non-ideal packing, interconnection of the components, and not considered small components (e.g. the high-frequency capacitors). As the correlation between converter losses and volume is conflicting, a comparison of \( \rho \) is only meaningful in consideration of the same efficiency. Therefore a total inductor and transformer loss of 35W is assumed, and the total Si area \( A_{Si,S} \) is determined to obtain an efficiency of \( \eta = 97.2\% \) at nominal operating conditions. The converter volumes for the different converter concepts are given in Fig. 14. The calculations predict the lowest volumes (highest power density) for the single-stage converter concepts.

\[ A_{Si,SSHF} = 1357\text{mm}^2, \quad A_{Si,SSFF} = 1346\text{mm}^2, \quad A_{Si,DS} = 880\text{mm}^2. \]

**V. CONCLUSION**

A comparative evaluation of three soft-switching, bidirectional, isolated AC/DC converter concepts is presented. A chip area based comparison (\( SAC^2 \)) shows an advantage for the conventional DS converter concept since the semiconductor area is better utilized. This reflects in the highest efficiency in nominal operating conditions. In partial load the SSFF outperforms the DS converter as the variable frequency TCM PFC suffers from high RMS currents during low load (switching frequency limit). The SSHF has the worst semiconductor utilisation, resulting in the lowest overall efficiency. Concerning component count and power density, the single-stage concepts are advantageous as they use less active components and show a lower volume for the passive components, being also a cost and reliability advantage. The volume benefit of the single-stage concepts becomes even bigger when being used in a three-phase configuration, as the bulky 100Hz capacitor can be omitted. Disadvantageous for the dual-stage converter is also the variable switching frequency operation of the TCM PFC, while the single-stage converters cannot assure a flat output bus DC voltage in a single-phase configuration. Experimental prototypes of the SSHF and DS validate the conclusions of the theoretical analysis.

**REFERENCES**


